Low-Jitter Digital Timing Recovery Techniques for CAP-Based VDSL Applications

Cited 6 time in webofscience Cited 0 time in scopus
  • Hit : 482
  • Download : 0
In this paper, a digital timing recovery technique for carrierless amplitude and phase modulation (CAP)-based very-high-speed digital subscriber line (VDSL) applications is presented. A digital spectral line method is proposed for the timing tone extraction. It avoids the bandwidth expansion normally caused by the nonlinear property of the timing tone extraction block, and lowers the required sampling clock frequency. Also, an adaptive loop gain control scheme is proposed to reduce the timing jitter, simultaneously achieving both fast locking and low steady-state jitter. A prototype timing recovery circuit in a 0.35-mum CMOS technology achieves 12.02-ps and 86-ps rms and peak-to-peak jitter, respectively, at 40-MHz operation. This is equivalent to about 0.1% of the symbol rate, and suitable for VDSL applications. The prototype IC consumes about 55 mW with a 3.0-V power supply.
Publisher
IEEE-Inst Electrical Electronics Engineers Inc
Issue Date
2003-10
Language
English
Article Type
Article
Keywords

SYNCHRONIZATION; ALGORITHM; FILTERS; DESIGN; LOOP

Citation

IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.38, no.10, pp.1649 - 1656

ISSN
0018-9200
URI
http://hdl.handle.net/10203/79820
Appears in Collection
RIMS Journal Papers
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 6 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0