Dual-Loop Digital PLL for Adaptive Clock Recovery
- Publisher
- 대한전자공학회
- Issue Date
- 1997-12
- Language
- English
- Citation
CAD 및 VLSI 설계연구회지, v.6, no.1, pp.131 - 143
- Appears in Collection
- RIMS Journal Papers
- Files in This Item
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.