A new parallel multiplier with a regular layout structure is described. To achieve a regular structure without sacrificing performance, a new circuit called the weighted carry save adder is proposed, which enables the multiplier not only to have a very regular layout but also to have a smaller operating size at the final adding stage than that of conventional schemes.