Showing results 1 to 3 of 3
Interface synthesis methods for a heterogeneous chip area network = 칩간의 네트워크 인터페이스 합성 방법link Lee, Young-Moo; 이영무; et al, 한국과학기술원, 2001 |
Issues on the interface synthesis between intellectual properties operating at different clock frequencies Park, B.-I.; Kyung, Chong-Min, IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, v.E85A, no.8, pp.1937 - 1945, 2002 |
Selective clock suppression of protocol modules for a low power protocol converter Lee, YM; Park, Kyu Ho, IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, v.E84D, no.7, pp.906 - 909, 2001-07 |
Discover