Design of a fault-tolerant bit-silced processor system고장 허용 비트 스라이스 프로세서의 설계

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 321
  • Download : 0
For a bit-sliced processor system to tolerate module (or slice) failures, the module interconnection is very important. Interconnection structure must be regular because of the property of the bit-sliced system. Switching the faulty modules can be done by the mechanism which selectively activates and deactivates interconnections between modules by the control of the switching control unit. In order to tolerate any failure this paper proposes the generalized basic module and its application to the generalized distributed reconfiguration scheme. Generalized distributed reconfiguration scheme improves the shortingcomings of the distributed reconfiguration scheme. It is applied to the bit-sliced modular system which has an array structure. The reliability improvement of the generalized distributed reconfiguration scheme over the distributed reconfiguration scheme is confirmed by the computation of the MTTF. An architecture of the fault-tolerant bit-sliced processor system is proposed.
Advisors
Cho, Chung-Wan조정완
Description
한국과학기술원 : 전산학과,
Publisher
한국과학기술원
Issue Date
1982
Identifier
63368/325007 / 000801183
Language
eng
Description

학위논문(석사) - 한국과학기술원 : 전산학과, 1982.2, [ [iii], 55 p. ]

URI
http://hdl.handle.net/10203/33546
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=63368&flag=dissertation
Appears in Collection
CS-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0