Search

Start a new search
Current filters:
Add filters:
  • Results/Page
  • Sort items by
  • In order
  • Authors/record

Results 1-10 of 16 (Search time: 0.004 seconds).

NO Title, Author(s) (Publication Title, Volume Issue, Page, Issue Date)
1
Bus optimization for low power in high-level synthesis

Hong, S; Kim, Taewhan, JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, v.12, pp.1 - 17, 2003-02

2
A Complete Model for Glitch Analysis in Logic Circuits

ki-seok chung; Kim, Taewhan; c. l. liu, JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, v.11, no.2, pp.137 - 154, 2002-04

3
Coupling delay optimization by temporal decorrelation using dual threshold voltage technique

Kim, KW; Jung, SO; Kim, Taewhan; Saxena, P; Liu, CL; Kang, SM, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.11, pp.879 - 887, 2003-10

4
Memory access driven storage assignment for variables in embedded system design

Choi, Yoonseo; Kim, Taewhan, JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, v.15, no.2, pp.145 - 168, 2006-04

5
Coupling-aware high-level interconnect synthesis

Lyuh, CG; Kim, Taewhan; Kim, KW, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.23, no.1, pp.157 - 164, 2004-01

6
Register allocation - A hierarchical reduction approach

Chaeryung Park; Kim, Taewhan; C.L. Liu, JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, v.19, no.3, pp.269 - 285, 1998

7
Integration of code scheduling, memory allocation, and array binding for memory-access optimization

Kim, Taewhan; Kim, Jungeun, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.26, no.1, pp.142 - 151, 2007-01

8
Optimal Bit-level Arithmetic Optimization for High-Speed Circuits

Junhyung Um; Kim, Taewhan, ELECTRONICS LETTERS, v.36, no.5, pp.405 - 407, 2000-03

9
Minimum delay optimization for domino logic circuits - A coupling-aware approach

Kim, KW; Jung, SO; Kim, Taewhan; Kang, SM, ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, v.8, pp.203 - 213, 2003-04

10
Ontimal intratask dynamic voltage-scaling technique and its practical extensions

Seo, J; Kim, Taewhan; Lee, Joonwon, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.25, no.1, pp.47 - 57, 2006-01

rss_1.0 rss_2.0 atom_1.0