Browse "School of Electrical Engineering(전기및전자공학부)" by Subject TSV
Showing results 1 to 13 of 13
| 3 Dimensional transmission line matrix (3D TLM) modeling and analysis of through silicon via (TSV) coupling in 3 dimensional integrated circuit (3D IC) = 3차원 전송선 매트릭스 방법을 이용한 3차원 집적회로에서 사용되는 실리콘 관통 비아의 잡음전달 현상에 대한 모델링 및 분석link Cho, Jong-Hyun; 조종현; et al, 한국과학기술원, 2010 |
| 30 Gbps High-Speed Characterization and Channel Performance of Coaxial Through Silicon Via Jung, Daniel Hyunsuk; Kim, Hee-Gon; Kim, Suk Jin; Kim, Jonghoon J.; Bae, Bumhee; Kim, Jonghoon; Yook, Jong-Min; et al, IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, v.24, no.11, pp.814 - 816, 2014-11 |
| (A) Fault-tolerant scheme for TSV-based 3D network-on-chip = TSV기반 3D 네트워크-온-칩을 위한 결함-허용 기법link Lee, Jae-Young; 이재영; et al, 한국과학기술원, 2013 |
| BIST Methodology, Architecture and Circuits for Pre-Bond TSV Testing in 3D Stacking IC Systems Wang, Chao; Zhou, Jun; Weerasekera, Roshan; Zhao, Bin; Liu, Xin; Royannez, Philippe; Je, Minkyu, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.62, no.1, pp.139 - 148, 2015-01 |
| High-Frequency Modeling and Signal Integrity Analysis of a Silicone Rubber Socket for High-Performance Package Kim, Hyesoo; Kim, Jonghoon J.; Park, Junyong; Park, Shinyoung; Choi, Sumin; Bae, Bumhee; Ha, DongHo; et al, IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, v.7, no.8, pp.1356 - 1368, 2017-08 |
| High-Frequency Scalable Modeling and Analysis of a Differential Signal Through-Silicon Via Kim, Joo-Hee; Cho, Jong-Hyun; Kim, Joungho; Yook, Jong-Min; Kim, Jun Chul; Lee, Junho; Park, Kunwoo; et al, IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, v.4, no.4, pp.697 - 707, 2014-04 |
| Modeling and analysis of LC-VCO performance degradation and shielding for tsv noise coupling in 3D IC = 3차원 집적회로에서 실리콘 관통 비아의 잡음전달과 LC-VCO 성능 저하의 모델링 및 분석과 차폐에 대한 연구link Lim, Jae-Min; 임재민; et al, 한국과학기술원, 2014 |
| Modeling and analysis of noise coupling and RF sensitivity in through-silicon-via (TSV) silicon interposer = 실리콘 관통 비아 실리콘 인터포져에서의 노이즈 커플링 모델링과 RF감도 해석link Yoon, Ki-Hyun; 윤기현; et al, 한국과학기술원, 2010 |
| Modeling and analysis of power distribution network in 2.5D and 3D IC based on segmentation method and target impedance considering current spectrum = 구조분할 방법과 전류 스펙트럼에 기반한 목표 임피던스를 이용한 2.5차원/3차원 반도체에서 전력분배망의 모델링 및 분석link Kim, Youngwoo; 김영우; et al, 한국과학기술원, 2015 |
| Temperature-dependent through-silicon via (TSV) model and isolation characteristics = 온도에 의존하는 관통 실리콘 비아 모델과 아이솔레이션 특성link Lee, Man-Ho; 이만호; et al, 한국과학기술원, 2012 |
| Through-Silicon Via Capacitance-Voltage Hysteresis Modeling for 2.5-D and 3-D IC Kim, Dong-Hyun; Kim, Youngwoo; Cho, Jong-Hyun; Bae, Bumhee; Park, Junyong; Lee, Hyunsuk; Lim, Jaemin; et al, IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, v.7, no.6, pp.925 - 935, 2017-06 |
| Through-Silicon-Via-Based Decoupling Capacitor Stacked Chip in 3-D-ICs Song, Eun-Seok; Koo, Kyoung-Choul; Pak, Jun-So; Kim, Joung-Ho, IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, v.3, no.9, pp.1467 - 1480, 2013-09 |
| Vertical Noise Coupling From On-Chip Switching-Mode Power Supply in a Mixed-Signal Stacked 3-D-IC Koo, Kyoung-Choul; Kim, Myung-Hoi; Kim, Jonghoon J.; Kim, Joung-Ho; Kim, Ji-Seong, IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, v.3, no.3, pp.476 - 488, 2013-03 |
Discover
Open Access
- 573 OA Article
Date issued
- 5,011 2020 - 2024
- 18,940 2010 - 2019
- 15,019 2000 - 2009
- 7,644 1990 - 1999
- 2,391 1980 - 1989