Control flow vulnerability: Modeling, evaluation and low-cost hardware/software solutions.제어 흐름 취약성: 모델링, 평가, 그리고 저비용 하드웨어/소프트웨어 해법.

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 745
  • Download : 0
Embedded systems are becoming more susceptible to transient errors because of miniaturization of VLSI circuits and reduction of voltage levels. These errors affect the processor`s pipeline and hence its data and control flows. Data errors are two types: (i) computational errors due to incorrect results from functional units, and (ii) memory errors occur due to corruption of the stored data. However, errors in control flow can change the program`s execution sequence, which might be catastrophic for safety-critical applications. Vulnerabilities to transient errors in a microprocessor system were previously performed for instruction queues, execution units, register files, read/write buffers, instruction and data caches, and translation look aside buffers. However, control flow vulnerabilities have not been explored extensively. The author makes a model to evaluate the program`s Vulnerability Factor of Control Flow (VFCF) in a pipelined processor. VFCF is investigated for a program under different compiler optimization strategies. It is observed that different programs show various degrees of VFCF against compiler optimizations flags. To better evaluate the VFCF, author redevelops VFCF model referred to as CFV model which integrates normalized instructions, branches, taken branches and execution cycles. Conventional techniques are either software-based or hardware-based to overcome control flow vulnerabilities. Software-based techniques suffer from increased code-size overhead and have a negative impact on energy consumption and performance degradation. On the other hand, hardware-based schemes incur high hardware and area costs. Author proposes two low-cost control flow vulnerability reduction mechanisms: (i) hardware-based low-cost control flow error checking scheme and (ii) code transformation scheme. Low-cost Control Flow Error Checking (CFEC) scheme is a hardware-based technique that exploits available redundancies in the microprocessor`s pipel...
Advisors
Kim, Soon-Taeresearcher김순태
Description
한국과학기술원 : 정보통신공학과,
Publisher
한국과학기술원
Issue Date
2014
Identifier
591853/325007  / 020088117
Language
eng
Description

학위논문(박사) - 한국과학기술원 : 정보통신공학과, 2014.8, [ xi, 111p. ]

Keywords

Reliability; 코드변환; 컴파일러 최적화; 제어흐름 취약성; 저전력; 신뢰성; low-power; control-flow vulnerability; compiler optimiztions; code transformations

URI
http://hdl.handle.net/10203/197797
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=591853&flag=dissertation
Appears in Collection
ICE-Theses_Ph.D.(박사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0