On-chip Design Technque for Reducing Power Supply Noise Coupling on ADC with Chip-PCB Hierarchical Structure
- Issue Date
- 2012-08-15
- Language
- English
- Citation
2012 IEEE Electromagnetic Compatibility Symposium
- Appears in Collection
- EE-Conference Papers(학술회의논문)
- Files in This Item
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.