Compact Test Generation Of Robustly Hazard-Free Tests For Path Delay Fault In Combinational Circuits Using 19-Valued Logic
- Issue Date
- 1997-05
- Language
- ENG
- Citation
Maintenance And Reliability Conference, pp.24 - 24
- Appears in Collection
- NE-Conference Papers(학술회의논문)
- Files in This Item
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.