DC Field | Value | Language |
---|---|---|
dc.contributor.author | Choi, Eunjoo | ko |
dc.contributor.author | Shin, Changsik | ko |
dc.contributor.author | Shin, Youngsoo | ko |
dc.date.accessioned | 2013-03-11T12:54:53Z | - |
dc.date.available | 2013-03-11T12:54:53Z | - |
dc.date.created | 2012-02-06 | - |
dc.date.created | 2012-02-06 | - |
dc.date.issued | 2009-03 | - |
dc.identifier.citation | IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.28, no.3, pp.451 - 456 | - |
dc.identifier.issn | 0278-0070 | - |
dc.identifier.uri | http://hdl.handle.net/10203/99361 | - |
dc.description.abstract | A problem inherent in power-gated circuits is the overhead of state-retention storage required to preserve the circuit state in standby mode. HLS-pg is a new design framework that takes power gating into account, from scheduling, allocation, and controller synthesis to the final circuit layout. Its main feature is a new scheduler that minimizes the number of retention registers required at the power-gating control step. In experiments on benchmark designs implemented in 0.9-V 65-nm technology, HLS-pg reduced leakage current by 20.7% on average, with 5.0% less area and 4.1% less wirelength, compared to the power-gated circuits produced by conventional high-level synthesis. | - |
dc.language | English | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | HLS-pg: High-Level Synthesis of Power-Gated Circuits | - |
dc.type | Article | - |
dc.identifier.wosid | 000263768100014 | - |
dc.identifier.scopusid | 2-s2.0-77955187028 | - |
dc.type.rims | ART | - |
dc.citation.volume | 28 | - |
dc.citation.issue | 3 | - |
dc.citation.beginningpage | 451 | - |
dc.citation.endingpage | 456 | - |
dc.citation.publicationname | IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | - |
dc.identifier.doi | 10.1109/TCAD.2009.2013283 | - |
dc.embargo.liftdate | 9999-12-31 | - |
dc.embargo.terms | 9999-12-31 | - |
dc.contributor.localauthor | Shin, Youngsoo | - |
dc.type.journalArticle | Article | - |
dc.subject.keywordAuthor | High-level synthesis | - |
dc.subject.keywordAuthor | leakage | - |
dc.subject.keywordAuthor | power gating | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.