Equivalent Circuit Model for Power Bus Design in Multi-Layer PCBs With Via Arrays
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Kim, Jingook | ko |
| dc.contributor.author | Shringarpure, Ketan | ko |
| dc.contributor.author | Fan, Jun | ko |
| dc.contributor.author | Kim, Joungho | ko |
| dc.contributor.author | Drewniak, James L. | ko |
| dc.date.accessioned | 2013-03-09T17:56:02Z | - |
| dc.date.available | 2013-03-09T17:56:02Z | - |
| dc.date.created | 2012-02-06 | - |
| dc.date.created | 2012-02-06 | - |
| dc.date.issued | 2011-02 | - |
| dc.identifier.citation | IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, v.21, no.2, pp.62 - 64 | - |
| dc.identifier.issn | 1531-1309 | - |
| dc.identifier.uri | http://hdl.handle.net/10203/97054 | - |
| dc.description.abstract | An equivalent circuit model for multilayer power planes with multiple via arrays is proposed. The complexity of the actual geometry is greatly reduced in the circuit model with the accuracy maintained. The model is corroborated by measurements. | - |
| dc.language | English | - |
| dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
| dc.title | Equivalent Circuit Model for Power Bus Design in Multi-Layer PCBs With Via Arrays | - |
| dc.type | Article | - |
| dc.identifier.wosid | 000287319900002 | - |
| dc.identifier.scopusid | 2-s2.0-79951654394 | - |
| dc.type.rims | ART | - |
| dc.citation.volume | 21 | - |
| dc.citation.issue | 2 | - |
| dc.citation.beginningpage | 62 | - |
| dc.citation.endingpage | 64 | - |
| dc.citation.publicationname | IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS | - |
| dc.identifier.doi | 10.1109/LMWC.2010.2100079 | - |
| dc.contributor.localauthor | Kim, Joungho | - |
| dc.contributor.nonIdAuthor | Kim, Jingook | - |
| dc.contributor.nonIdAuthor | Shringarpure, Ketan | - |
| dc.contributor.nonIdAuthor | Fan, Jun | - |
| dc.contributor.nonIdAuthor | Drewniak, James L. | - |
| dc.type.journalArticle | Article | - |
| dc.subject.keywordAuthor | Cavity model | - |
| dc.subject.keywordAuthor | circuit model | - |
| dc.subject.keywordAuthor | decoupling capacitor | - |
| dc.subject.keywordAuthor | inductance | - |
| dc.subject.keywordAuthor | parallel planes | - |
| dc.subject.keywordAuthor | power distribution network (PDN) | - |
- Appears in Collection
- EE-Journal Papers(저널논문)
- Files in This Item
- There are no files associated with this item.
This item is cited by other documents in WoS
| ⊙ Detail Information in WoSⓡ | Click to see |  |
| ⊙ Cited 36 items in WoS | Click to see citing articles in |  |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.