DC Field | Value | Language |
---|---|---|
dc.contributor.author | Moon, Dong-Il | ko |
dc.contributor.author | Choi, Sung-Jin | ko |
dc.contributor.author | Han, Jin-Woo | ko |
dc.contributor.author | Kim, Sung-Ho | ko |
dc.contributor.author | Choi, Yang-Kyu | ko |
dc.date.accessioned | 2013-03-09T17:41:59Z | - |
dc.date.available | 2013-03-09T17:41:59Z | - |
dc.date.created | 2012-02-06 | - |
dc.date.created | 2012-02-06 | - |
dc.date.issued | 2010-09 | - |
dc.identifier.citation | IEEE ELECTRON DEVICE LETTERS, v.31, no.9, pp.909 - 911 | - |
dc.identifier.issn | 0741-3106 | - |
dc.identifier.uri | http://hdl.handle.net/10203/97025 | - |
dc.description.abstract | This letter investigates fin-width dependence on single-transistor latch (STL) for bipolar-junction-transistor (BJT)-based 1T-DRAM through experiments. The minimum drain voltage (V(latch)) for the activation of a parasitic lateral BJT in SOI FinFET was measured at various gate lengths (L(G)'s) and fin widths (W(fin)'s). The multiplication factor and current gain of the parasitic BJT in SOI MOSFET are introduced as determinant factors. The experimental results clearly show that the value of V(latch) is reduced in a shorter L(G) and wider W(fin) device. It was found that the nonlocal effect retards the reduction of V(latch) as FinFET scales down. | - |
dc.language | English | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | SOI MOSFETS | - |
dc.title | Fin-Width Dependence of BJT-Based 1T-DRAM Implemented on FinFET | - |
dc.type | Article | - |
dc.identifier.wosid | 000283185500003 | - |
dc.identifier.scopusid | 2-s2.0-77956173850 | - |
dc.type.rims | ART | - |
dc.citation.volume | 31 | - |
dc.citation.issue | 9 | - |
dc.citation.beginningpage | 909 | - |
dc.citation.endingpage | 911 | - |
dc.citation.publicationname | IEEE ELECTRON DEVICE LETTERS | - |
dc.identifier.doi | 10.1109/LED.2010.2052015 | - |
dc.contributor.localauthor | Choi, Yang-Kyu | - |
dc.type.journalArticle | Article | - |
dc.subject.keywordAuthor | Bipolar-junction-transistor (BJT)-based 1T-DRAM | - |
dc.subject.keywordAuthor | capacitorless 1T-DRAM | - |
dc.subject.keywordAuthor | DRAM | - |
dc.subject.keywordAuthor | embedded memory | - |
dc.subject.keywordAuthor | FinFET | - |
dc.subject.keywordAuthor | nonlocal effect | - |
dc.subject.keywordAuthor | parasitic BJT | - |
dc.subject.keywordAuthor | single-transistor latch (STL) | - |
dc.subject.keywordAuthor | SOI MOSFET | - |
dc.subject.keywordPlus | SOI MOSFETS | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.