A Full-Range Drain Current Model for Double-Gate Junctionless Transistors

Cited 116 time in webofscience Cited 0 time in scopus
  • Hit : 427
  • Download : 10
DC FieldValueLanguage
dc.contributor.authorDuarte, Juan Pabloko
dc.contributor.authorChoi, Sung-Jinko
dc.contributor.authorChoi, Yang-Kyuko
dc.date.accessioned2013-03-09T05:23:47Z-
dc.date.available2013-03-09T05:23:47Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2011-12-
dc.identifier.citationIEEE TRANSACTIONS ON ELECTRON DEVICES, v.58, no.12, pp.4219 - 4225-
dc.identifier.issn0018-9383-
dc.identifier.urihttp://hdl.handle.net/10203/95477-
dc.description.abstractA drain current model available for full-range operation is derived for long-channel double-gate junctionless transistors. Including dopant and mobile carrier charges, a continuous 1-D charge model is derived by extending the concept of parabolic potential approximation for the subthreshold and the linear regions. Based on the continuous charge model, the Pao-Sah integral is analytically carried out to obtain a continuous drain current model. The proposed model is appropriate for compact modeling, because it continuously captures the phenomenon of the bulk conduction mechanism in all regions of device operation, including the subthreshold, linear, and saturation regions. It is shown that the model is in complete agreement with the numerical simulations for crucial device parameters and all operational voltage ranges.-
dc.languageEnglish-
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC-
dc.subjectSOI MOSFETS-
dc.titleA Full-Range Drain Current Model for Double-Gate Junctionless Transistors-
dc.typeArticle-
dc.identifier.wosid000297337000012-
dc.identifier.scopusid2-s2.0-82155168205-
dc.type.rimsART-
dc.citation.volume58-
dc.citation.issue12-
dc.citation.beginningpage4219-
dc.citation.endingpage4225-
dc.citation.publicationnameIEEE TRANSACTIONS ON ELECTRON DEVICES-
dc.embargo.liftdate9999-12-31-
dc.embargo.terms9999-12-31-
dc.contributor.localauthorChoi, Yang-Kyu-
dc.contributor.nonIdAuthorDuarte, Juan Pablo-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorBulk current-
dc.subject.keywordAuthordouble gate (DG)-
dc.subject.keywordAuthorjunctionless (JL) transistor-
dc.subject.keywordAuthorsemiconductor device modeling-
dc.subject.keywordPlusSOI MOSFETS-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 116 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0