Influence of active layer thickness and annealing in zinc oxide TFT grown by atomic layer deposition

Cited 20 time in webofscience Cited 0 time in scopus
  • Hit : 440
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorAhn, Cheol Hyounko
dc.contributor.authorWoo, Chang Hoko
dc.contributor.authorHwang, SooYeonko
dc.contributor.authorLee, JeongYongko
dc.contributor.authorCho, Hyung Kounko
dc.contributor.authorCho, Hyoung Jinko
dc.contributor.authorYeom, Geun Youngko
dc.date.accessioned2013-03-09T04:06:48Z-
dc.date.available2013-03-09T04:06:48Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2010-06-
dc.identifier.citationSURFACE AND INTERFACE ANALYSIS, v.42, pp.955 - 958-
dc.identifier.issn0142-2421-
dc.identifier.urihttp://hdl.handle.net/10203/95314-
dc.description.abstractWe utilized atomic layer deposition (ALD) for the growth of the ZnO channel layers in the oxide thin-film-transistors (TFTs) with a bottom-gate structure using a SiO(2)/p-Si substrate. For fundamental study, the effect of the channel thickness and thermal treatment on the TFT performance was investigated. The growth modes for the ALD-grown ZnO layer changed from island growth to layer-by-layer growth at thicknesses of >7.5 nm with highly resistive properties. A channel thickness of 17 nm resulted in good TFT behavior with an on/off current ratio of >10(6) and a field effect mobility of 2.9 without the need for thermal annealing. However, further increases in the channel thickness resulted in a deterioration of the TFT performance, or no saturation. The ALD-grown ZnO layers showed reduced electrical resistivity and carrier density after thermal treatment in oxygen. Copyright (C) 2010 John Wiley & Sons, Ltd.-
dc.languageEnglish-
dc.publisherJOHN WILEY & SONS LTD-
dc.titleInfluence of active layer thickness and annealing in zinc oxide TFT grown by atomic layer deposition-
dc.typeArticle-
dc.identifier.wosid000281149700108-
dc.identifier.scopusid2-s2.0-77954247557-
dc.type.rimsART-
dc.citation.volume42-
dc.citation.beginningpage955-
dc.citation.endingpage958-
dc.citation.publicationnameSURFACE AND INTERFACE ANALYSIS-
dc.contributor.localauthorLee, JeongYong-
dc.contributor.nonIdAuthorAhn, Cheol Hyoun-
dc.contributor.nonIdAuthorWoo, Chang Ho-
dc.contributor.nonIdAuthorCho, Hyung Koun-
dc.contributor.nonIdAuthorCho, Hyoung Jin-
dc.contributor.nonIdAuthorYeom, Geun Young-
dc.description.isOpenAccessN-
dc.type.journalArticleArticle; Proceedings Paper-
dc.subject.keywordAuthorZnO TFT-
dc.subject.keywordAuthorALD-
dc.subject.keywordAuthorannealing-
dc.subject.keywordPlusTHIN-FILM TRANSISTORS-
dc.subject.keywordPlusTRANSPARENT-
Appears in Collection
MS-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 20 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0