Superblock FTL: A Superblock-Based Flash Translation Layer with a Hybrid Address Translation Scheme

Cited 58 time in webofscience Cited 0 time in scopus
  • Hit : 449
  • Download : 0
In NAND flash-based storage systems, an intermediate software layer called a Flash Translation Layer (FTL) is usually employed to hide the erase-before-write characteristics of NAND flash memory. We propose a novel superblock-based FTL scheme, which combines a set of adjacent logical blocks into a superblock. In the proposed Superblock FTL, superblocks are mapped at coarse granularity, while pages inside the superblock are mapped freely at fine granularity to any location in several physical blocks. To reduce extra storage and flash memory operations, the fine-grain mapping information is stored in the spare area of NAND flash memory. This hybrid address translation scheme has the flexibility provided by fine-grain address translation, while reducing the memory overhead to the level of coarse-grain address translation. Our experimental results show that the proposed FTL scheme significantly outperforms previous block-mapped FTL schemes with roughly the same memory overhead.
Publisher
ASSOC COMPUTING MACHINERY
Issue Date
2010
Language
English
Article Type
Article
Keywords

MEMORY; ARCHITECTURE; SYSTEMS

Citation

ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, v.9, no.4

ISSN
1539-9087
DOI
10.1145/1721695.1721706
URI
http://hdl.handle.net/10203/94747
Appears in Collection
RIMS Journal Papers
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 58 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0