Pulsed-Latch Circuits: A New Dimension in ASIC Design

Cited 22 time in webofscience Cited 0 time in scopus
  • Hit : 496
  • Download : 0
Pulsed-latch circuits retain the advantages of both latches and flip-flops, offering higher performance and lower power consumption within a conventional ASIC design environment. This article identifies a design methodology and tools for pulsed-latch ASICs to complement this environment. The authors review potential solutions and provide quantitative results to assess the effectiveness of pulsed-latch circuits.
Publisher
IEEE COMPUTER SOC
Issue Date
2011
Language
English
Article Type
Article
Keywords

LOW-POWER; MICROPROCESSOR

Citation

IEEE DESIGN TEST OF COMPUTERS, v.28, pp.50 - 57

ISSN
0740-7475
URI
http://hdl.handle.net/10203/94458
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 22 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0