DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Soontae | ko |
dc.contributor.author | Vijaykrishnan, N | ko |
dc.contributor.author | Irwin, MJ | ko |
dc.date.accessioned | 2013-03-07T07:15:53Z | - |
dc.date.available | 2013-03-07T07:15:53Z | - |
dc.date.created | 2012-02-06 | - |
dc.date.created | 2012-02-06 | - |
dc.date.issued | 2007-08 | - |
dc.identifier.citation | MICROPROCESSORS AND MICROSYSTEMS, v.31, no.5, pp.293 - 301 | - |
dc.identifier.issn | 0141-9331 | - |
dc.identifier.uri | http://hdl.handle.net/10203/89672 | - |
dc.description.abstract | Many of the recently proposed techniques to reduce power consumption in caches introduce an additional level of non-determinism in cache access latency. Due to this additional latency, instructions dependent on a load speculatively issued must be squashed and re-issued as they will not have the correct data in time. Our experiments show that there is a large performance degradation and associated dynamic energy wastage due to these effects of instruction squashing. To address this problem, we propose an early cache set resolution scheme. Our experimental evaluation shows that this technique is quite effective in mitigating the problem. (c) 2006 Elsevier B.V. All rights reserved. | - |
dc.language | English | - |
dc.publisher | ELSEVIER SCIENCE BV | - |
dc.subject | MICROPROCESSOR | - |
dc.subject | PERFORMANCE | - |
dc.subject | ENERGY | - |
dc.title | Reducing non-deterministic loads in low-power caches via early cache set resolution | - |
dc.type | Article | - |
dc.identifier.wosid | 000247263000002 | - |
dc.identifier.scopusid | 2-s2.0-34248217987 | - |
dc.type.rims | ART | - |
dc.citation.volume | 31 | - |
dc.citation.issue | 5 | - |
dc.citation.beginningpage | 293 | - |
dc.citation.endingpage | 301 | - |
dc.citation.publicationname | MICROPROCESSORS AND MICROSYSTEMS | - |
dc.identifier.doi | 10.1016/j.micpro.2006.10.002 | - |
dc.contributor.localauthor | Kim, Soontae | - |
dc.contributor.nonIdAuthor | Vijaykrishnan, N | - |
dc.contributor.nonIdAuthor | Irwin, MJ | - |
dc.type.journalArticle | Article | - |
dc.subject.keywordAuthor | low power | - |
dc.subject.keywordAuthor | cache | - |
dc.subject.keywordAuthor | latency | - |
dc.subject.keywordAuthor | performance | - |
dc.subject.keywordPlus | MICROPROCESSOR | - |
dc.subject.keywordPlus | PERFORMANCE | - |
dc.subject.keywordPlus | ENERGY | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.