Showing results 1 to 2 of 2
Designing a Resilient L1 Cache Architecture to Process Variation-Induced Access-Time Failures Hong, Seokin; Kim, Soontae, IEEE TRANSACTIONS ON COMPUTERS, v.65, no.10, pp.2999 - 3012, 2016-10 |
Fault buffers Enabling near-true voltage scaling in variation-sensitive L1 caches Mahmood, Tayyeb; Kim, Soontae, DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, v.17, no.2, pp.411 - 438, 2013-06 |
Discover