DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Tae Wook | ko |
dc.contributor.author | Lee, Kwyro | ko |
dc.date.accessioned | 2013-03-03T12:55:16Z | - |
dc.date.available | 2013-03-03T12:55:16Z | - |
dc.date.created | 2012-02-06 | - |
dc.date.created | 2012-02-06 | - |
dc.date.issued | 2002 | - |
dc.identifier.citation | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.2, no.1, pp.19 - 29 | - |
dc.identifier.issn | 1598-1657 | - |
dc.identifier.uri | http://hdl.handle.net/10203/78759 | - |
dc.description.abstract | A simple and analytical design approach for input power matched CMOS RF LNA circuits and their scaling for lower power consumption, is introduced. In spite of the simplicity of our expressions, it gives excellent agreement with numerical simulation results using commercial CAD tools for several circuit examples performed at 2.4GHz using 0.18μm CMOS technology. These simple and analytical results are extremely useful in that they can provide enough insights not only for designing any CMOS LNA circuits, but also for characterizing and diagnosing them whether being prototyped or manufactured. | - |
dc.language | English | - |
dc.publisher | IEEk Publication Center | - |
dc.title | A simple and Analytical design Approach for Input Power Matched On-chip CMOS LNA | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.citation.volume | 2 | - |
dc.citation.issue | 1 | - |
dc.citation.beginningpage | 19 | - |
dc.citation.endingpage | 29 | - |
dc.citation.publicationname | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | - |
dc.contributor.localauthor | Lee, Kwyro | - |
dc.contributor.nonIdAuthor | Kim, Tae Wook | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.