Design of high efficiency interleaved active clamp zero voltage switching forward converter

Cited 1 time in webofscience Cited 1 time in scopus
  • Hit : 284
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorMoon, GunWooko
dc.date.accessioned2013-03-02T18:36:11Z-
dc.date.available2013-03-02T18:36:11Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued1999-07-
dc.identifier.citationINTERNATIONAL JOURNAL OF ELECTRONICS, v.86, no.7, pp.875 - 889-
dc.identifier.issn0020-7217-
dc.identifier.urihttp://hdl.handle.net/10203/74936-
dc.description.abstractA high efficiency interleaved active clamp forward converter with self-driven synchronous rectifiers for a modular power processor is presented. To simplify the gate drive circuits, the n-p MOSFETs coupled active clamp method is used. An efficiency of about 90% for a load range of 50-100% is achieved. Details of design for the power stage and current mode control circuit are provided, and also some experimental results are given.-
dc.languageEnglish-
dc.publisherTAYLOR FRANCIS LTD-
dc.subjectSYNCHRONOUS RECTIFICATION-
dc.titleDesign of high efficiency interleaved active clamp zero voltage switching forward converter-
dc.typeArticle-
dc.identifier.wosid000080747900007-
dc.identifier.scopusid2-s2.0-0346499679-
dc.type.rimsART-
dc.citation.volume86-
dc.citation.issue7-
dc.citation.beginningpage875-
dc.citation.endingpage889-
dc.citation.publicationnameINTERNATIONAL JOURNAL OF ELECTRONICS-
dc.identifier.doi10.1080/002072199133094-
dc.contributor.localauthorMoon, GunWoo-
dc.type.journalArticleArticle-
dc.subject.keywordPlusSYNCHRONOUS RECTIFICATION-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 1 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0