VLSI 설계에서 캐리-세이브 가산기를 이용한 설계 블록들 간의 최적화Optimization between Design Blocks using Carry-Save-Adders in VLSI Design

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 447
  • Download : 0
Publisher
한국정보과학회
Issue Date
1999-05
Language
Korean
Citation

정보과학회논문지(A), v.26, no.5, pp.539 - 626

URI
http://hdl.handle.net/10203/71242
Appears in Collection
RIMS Journal Papers
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0