Showing results 1 to 2 of 2
Vertically Integrated CMOS Ternary Logic Device with Low Static Power Consumption and High Packing Density Han, Joon-Kyu; Lee, Jung Woo; Kim, Young Bin; Yun, Seong-Yun; Yu, Jiman; Lee, Keon Jae; Choi, Yang-Kyu, ACS APPLIED MATERIALS & INTERFACES, v.15, no.44, pp.51429 - 51434, 2023-10 |
Vertically stacked, low-voltage organic ternary logic circuits including nonvolatile floating-gate memory transistors Choi, Junhwan; Lee, Changhyeon; Lee, Chungryeol; Park, Hongkeun; Lee, Seung Min; Kim, Chang-Hyun; Yoo, Hocheon; et al, NATURE COMMUNICATIONS, v.13, no.1, pp.2305, 2022-04 |
Discover