Nonvolatile SRAM cell using different capacitance loading

Cited 4 time in webofscience Cited 0 time in scopus
  • Hit : 279
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorsung-hoi hurko
dc.contributor.authorHan, Chul-Hiko
dc.date.accessioned2013-02-27T11:52:22Z-
dc.date.available2013-02-27T11:52:22Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued1998-02-
dc.identifier.citationELECTRONICS LETTERS, v.34, no.3, pp.251 - 253-
dc.identifier.issn0013-5194-
dc.identifier.urihttp://hdl.handle.net/10203/68400-
dc.description.abstractA simple and novel nonvolatile SRAM (NVSRAM) cell is proposed. NVSRAM cell can be achieved by adding only one nonvolatile device with split floating gates to a conventional SRAM cell. It acts as a conventional SRAM cell under normal operation. SRAM cell data are programmed to the nonvolatile device by hot electron injection. At power up, data are restored using different capacitance loading resulting from the split floating gate. The operations have been confirmed by circuit simulation. The NVSRAM cell is symmetric, and therefore has better retention characteristics than other NVSRAM cells.-
dc.languageEnglish-
dc.publisherInst Engineering Technology-Iet-
dc.titleNonvolatile SRAM cell using different capacitance loading-
dc.typeArticle-
dc.identifier.wosid000072152200019-
dc.identifier.scopusid2-s2.0-0032484828-
dc.type.rimsART-
dc.citation.volume34-
dc.citation.issue3-
dc.citation.beginningpage251-
dc.citation.endingpage253-
dc.citation.publicationnameELECTRONICS LETTERS-
dc.contributor.localauthorHan, Chul-Hi-
dc.contributor.nonIdAuthorsung-hoi hur-
dc.type.journalArticleArticle-
Appears in Collection
RIMS Journal Papers
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 4 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0