Power-efficient gate control of synchronous boost converters with high output voltage

Cited 2 time in webofscience Cited 5 time in scopus
  • Hit : 747
  • Download : 2
DC FieldValueLanguage
dc.contributor.authorWoo, YJko
dc.contributor.authorCho, Gyu-Hyeongko
dc.date.accessioned2008-08-01T01:08:17Z-
dc.date.available2008-08-01T01:08:17Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2007-02-
dc.identifier.citationELECTRONICS LETTERS, v.43, pp.156 - 157-
dc.identifier.issn0013-5194-
dc.identifier.urihttp://hdl.handle.net/10203/6754-
dc.description.abstractA half output voltage swing gate driving scheme is presented for high voltage single chip DC/DC converters. In the proposed scheme the energy for the PMOS gate drive is reused for the NMOS gate drive, and switching loss is reduced. A high speed and area-efficient high voltage level shifter is also realised. A prototype is implemented using a 0.5 mu m 40 V power BiCMOS process.-
dc.languageEnglish-
dc.language.isoen_USen
dc.publisherINST ENGINEERING TECHNOLOGY-IET-
dc.titlePower-efficient gate control of synchronous boost converters with high output voltage-
dc.typeArticle-
dc.identifier.wosid000248317400014-
dc.identifier.scopusid2-s2.0-34248362413-
dc.type.rimsART-
dc.citation.volume43-
dc.citation.beginningpage156-
dc.citation.endingpage157-
dc.citation.publicationnameELECTRONICS LETTERS-
dc.identifier.doi10.1049/el:20072929-
dc.embargo.liftdate9999-12-31-
dc.embargo.terms9999-12-31-
dc.contributor.localauthorCho, Gyu-Hyeong-
dc.contributor.nonIdAuthorWoo, YJ-
dc.type.journalArticleArticle-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 2 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0