A SYSTOLIC ARRAY EXPLOITING THE INHERENT PARALLELISMS OF ARTIFICIAL NEURAL NETWORKS

Cited 10 time in webofscience Cited 0 time in scopus
  • Hit : 742
  • Download : 1
DC FieldValueLanguage
dc.contributor.authorCHUNG, JHko
dc.contributor.authorYoon, Hyunsooko
dc.contributor.authorMaeng, SeungRyoulko
dc.date.accessioned2008-06-05T04:48:50Z-
dc.date.available2008-06-05T04:48:50Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued1992-05-
dc.identifier.citationMICROPROCESSING AND MICROPROGRAMMING, v.33, no.3, pp.145 - 159-
dc.identifier.issn0165-6074-
dc.identifier.urihttp://hdl.handle.net/10203/4920-
dc.description.abstractThe systolic array implementation of artificial neural networks is one of the best solutions to the communication problems generated by the highly interconnected neurons. In this paper, a two-dimensional systolic array for backpropagation neural network is presented. The design is based on the classical systolic algorithm of matrix-by-vector multiplication, and exploits the inherent parallelisms of backpropagation neural networks. This design executes the forward and backward passes in parallel, and exploits the pipelined parallelism of multiple patterns in each pass. The estimated performance of this design shows that the pipelining of multiple patterns is an important factor in VLSI neural network implementations.-
dc.languageEnglish-
dc.language.isoen_USen
dc.publisherELSEVIER SCIENCE BV-
dc.titleA SYSTOLIC ARRAY EXPLOITING THE INHERENT PARALLELISMS OF ARTIFICIAL NEURAL NETWORKS-
dc.typeArticle-
dc.identifier.wosidA1992HY87400002-
dc.identifier.scopusid2-s2.0-0026869653-
dc.type.rimsART-
dc.citation.volume33-
dc.citation.issue3-
dc.citation.beginningpage145-
dc.citation.endingpage159-
dc.citation.publicationnameMICROPROCESSING AND MICROPROGRAMMING-
dc.embargo.liftdate9999-12-31-
dc.embargo.terms9999-12-31-
dc.contributor.localauthorYoon, Hyunsoo-
dc.contributor.localauthorMaeng, SeungRyoul-
dc.contributor.nonIdAuthorCHUNG, JH-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorARTIFICIAL NEURAL NETWORK-
dc.subject.keywordAuthorBACKPROPAGATION MODEL-
dc.subject.keywordAuthorSYSTOLIC ARRAY-
dc.subject.keywordAuthorPIPELINING-
dc.subject.keywordAuthorVLSI IMPLEMENTATION-
Appears in Collection
CS-Journal Papers(저널논문)
Files in This Item
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 10 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0