Lee, Soohwan; Hwang, Seoyeong; Oakley, Ian; Lee, Kyungho, DIS '24: Designing Interactive Systems Conference, 2024-07-04
Lee, Jaewhan; Lee, Jae-Hoon; Kim, Sangsik, 25th European Conference on Integrated Optics, ECIO 2024, pp.540 - 544, 2024-06-19
Choi, Jeongsoo; Park, Se Jin; Kim, Minsu; Ro, Yong Man, IEEE/CVF Conference on Computer Vision and Pattern Recognition, CVPR 2024, 2024-06-19
Taeheon Kim; Sebin Shin; Hak Gu Kim; Ro, Yong Man, IEEE/CVF Conference on Computer Vision and Pattern Recognition, CVPR 2024, 2024-06-19
Yang, Minkyu; Park, ChangJoo; Jung, Wanyeong, 2024 IEEE International Symposium on Circuits and Systems (ISCAS), 2024-05-19
Shin, Hyejin; Huh, Jun Ho; Kwon, Bum Jun; Kim, Iljoo; Cheon, Eunyong; Kim, HongMin; Lee, Choong-Hoon; Oakley, Ian, 2024 CHI Conference on Human Factors in Computing Sytems, CHI 2024, 2024-05-14
Ham, Jeongwon; Choi, Won-Jong; Son, Young-Suk; Lee, Sang-Gug; Kwon, Kyeongha, 44th Annual IEEE Custom Integrated Circuits Conference, CICC 2024, 2024-04-24
Bae, Hong-Hyun; CHO, JEONGHYUN; Kim, Kihyun; Shin, seunghwa; Jang, Doojin; Yang, Jun-Hyeok; Kim, Hyun-Sik, 2024 IEEE Custom Integrated Circuits Conference (CICC), 2024-04-21
Lee, Minseop; Kim, Seokyoung; Shin, Yosep; Kim, Inki; Kim, SangHyeon; Kim, Sangsik, 2024 IEEE Silicon Photonics Conference, SiPhotonics 2024, 2024-04-16
Shin, Yosep; Kim, Inki; Kim, SangHyeon; Kim, Sangsik, 2024 IEEE Silicon Photonics Conference, SiPhotonics 2024, 2024-04-16
Efficient Prototyping System Based on Incremental Design and Module-by-Module Verification Kim, Y; Shin, Youngsoo; Kim, K; Won, J; Choi, K, 1995 IEEE International Symposium on Circuits and Systems, pp.924 - 927, IEEE, 1995-04 |
Enhancing Schedulability of Hard Real-Time Systems through Codesign Shin, Youngsoo; Choi, K, IEEE International Symposium on Circuits and Systems, pp.1576 - 1579, IEEE, 1997-06 |
Enforcing Schedulability of Multi-Task Systems by Hardware-Software Codesign Shin, Youngsoo; Choi, K, 5th International Workshop on Hardware/Software Codesign, pp.3 - 7, IEEE, 1997-03 |
Estimation of power distribution in VLSI interconnects Shin, Youngsoo; Sakurai, T, International Symposium on Low Power Electronics and Design, pp.370 - 375, IEEE, 2001-08 |
Software Synthesis through Task Decomposition by Dependency Analysis Shin, Youngsoo; Choi, K, International Conference on Computer-Aided Design (ICCAD), pp.98 - 102, IEEE, 1996-11 |
Power Optimization of Real-Time Embedded Systems on Variable Speed Processors Shin, Youngsoo; Choi, K; Sakurai, T, IEEE/ACM International Conference on Computer Aided Design, pp.365 - 368, IEEE, 2000-11 |
Loop-filtering and post-filtering for low bit-rates moving picture coding Lee, Y.L.; Park, HyunWook, International Conference on Image Processing (ICIP'99), v.1, pp.94 - 98, IEEE, 1999-10-24 |
A hybrid delta-sigma modulator with adaptive calibration Shim, J.H.; Park, In-Cheol; Kim, B., Proceedings of the 2003 IEEE International Symposium on Circuits and Systems, IEEE, 2003-05-25 |
Global variable localization and transformation for hardware synthesis from high-level programming language description Lee, J.-Y.; Park, In-Cheol, IEEE International Symposium on Circuits and Systems (ISCAS 2001), v.5, pp.13 - 16, IEEE, 2001-05-06 |
A LOW-POWERr VARIABLE LENGHT DECODER BASED ON SUCCESSIVE DECODING OF SHOFT CODEWORDS Lee, SW; Park, In-Cheol, International Symphosium on Circuits and Systems(ISCS), pp.582 - 585, IEEE, 2001-05 |
Pairing and ordering to reduce hardware complexity in cascade form filter design Kang, H.-J.; Park, In-Cheol, Proceedings of the 2003 IEEE International Symposium on Circuits and Systems, IEEE, 2003-05-25 |
A 24-bit floating-point audio DSP controller supporting fast exponentiation Lee, S.-W.; Kang, H.-J.; Park, In-Cheol, Proceedings of the 2003 IEEE International Symposium on Circuits and Systems, IEEE, 2003-05-25 |
Quadrature direct digital frequency synthesis using fine-grain angle rotation Lee, S.-W.; Park, In-Cheol, 2004 IEEE International Symposium on Cirquits and Systems - Proceedings, IEEE, 2004-05-23 |
Memory-based low density parity check code decoder architecture using loosely coupled two data-flows Kang, S.-H.; Park, In-Cheol, 2004 IEEE International Symposium on Cirquits and Systems - Proceedings, IEEE, 2004-05-23 |
Low-power log-map turbo decoding based on reduced metric memory access Lee, D.-S.; Park, In-Cheol, IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005, pp.3167 - 3170, IEEE, 2005-05-23 |
Low-power hybrid turbo decoding based on reverse calculation Choi, H.-M.; Kim, J.-H.; Park, In-Cheol, ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, pp.2053 - 2056, IEEE, 2006-05-21 |
High speed decoding of context-based adaptive binary arithmetic codes using most probable symbol prediction Kim, C.-H.; Park, In-Cheol, ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, pp.1707 - 1710, IEEE, 2006-05-21 |
Combined image signal processing for CMOS image sensors Kim, O.; Park, In-Cheol, ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, pp.3185 - 3188, IEEE, 2006-05-21 |
Energy-efficient double-binary tail-biting turbo decoder based on border metric encoding Kim, J.-H.; Park, In-Cheol, IEEE International Symposium on Circuits and Systems, ISCAS 2007, pp.1325 - 1328, 2007-05-27 |
A 5-GHZ self-calibrated I/Q clock generator using a quadrature LC-VCO Ahn, H.K.; Park, In-Cheol; Kim, B., Proceedings of the 2003 IEEE International Symposium on Circuits and Systems, pp.797 - 800, IEEE, 2003-05-25 |
Discover