Faster stochastic decoders for low density parity check codes저밀도 패리티 검사 부호를 위한 고속 복호 방법

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 416
  • Download : 0
The purpose of this thesis is to improve the convergence of stochastic belief propagation decoder for low-density parity-check (LDPC) codes. It is shown that belief propagation (BP) decoding approaches very closely the Shannon channel capacity when applied to LDPC codes with long block length. However, its hardware implementation is very complicated due to the randomness of the underlying code structure and the intensive probabilities computation used to detect and correct the eventual errors in transmission. This limitation hinders the wide applicability of LDPC codes in practical industrial systems compared to Turbo codes which are also known to achieve the Shannon capacity. A solution to this limitation was the use of the stochastic computation where the complex floating point circuits are replaced by simpler binary circuits operating over binary sequence representations of real entities. While the stochastic computation brings an elegant solution to the complexity of hardware implementation of the BP decoders, we aim to show in this work that there is room to improve its speed of convergence. In this context we propose two different methods intended to faster the convergence of stochastic decoders for LDPC codes. The first applies layering strategy to the stochastic decoder by modifying the schedule of the decoder updates. The simulation results show that there is an interesting gain in the average number of iterations to achieve a successful decoding; however, this solution suffers from a high error floor at high signal to noise ratio (SNR). The second, which is our main contribution, makes a decision to neglect the information from channel when a fixed number of a specific event is observed. Thorough testing reveals that this method provides almost the same convergence gain as the first one. Furthermore, it brings another important advantage: lowering the error floor; nevertheless, it does not modify the schedule of the decoder in contrast to the f...
Advisors
Ha, Jeong-Seokresearcher하정석researcher
Description
한국과학기술원 : 정보통신공학과,
Publisher
한국과학기술원
Issue Date
2010
Identifier
419174/325007  / 020084276
Language
eng
Description

학위논문(석사) - 한국과학기술원 : 정보통신공학과, 2010.2, [ vii, 44 p. ]

Keywords

LDPC; Stochastic; Decoder; 복호기; 저밀도 패리티 검사 부호; 확률적

URI
http://hdl.handle.net/10203/40109
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=419174&flag=dissertation
Appears in Collection
ICE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0