High performance programmable gain amplifier designs고성능 프로그래머블 이득 증폭기 설계

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 566
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorLee, Sang-Gug-
dc.contributor.advisor이상국-
dc.contributor.authorNguyen, Huy-Hieu-
dc.contributor.author뉘엔, 휘휴-
dc.date.accessioned2011-12-14T02:25:49Z-
dc.date.available2011-12-14T02:25:49Z-
dc.date.issued2010-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=455456&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/39868-
dc.description학위논문(박사) - 한국과학기술원 : 정보통신공학과, 2010.08, [ xi, 137 p. ]-
dc.description.abstractThe automatic gain control (AGC) circuit is an important building block of many systems. A function of the AGC loop, especially in wireless applications, is to automatically adjust the gain of the receiver path so that the signal at the input of the AD converter appears constant regardless of the signal level at the antenna. A variable gain amplifier (VGA) is a key block of AGC loops that are based on both feed-back and feed-forward approaches. While many high-performance VGAs have been implemented successfully with continuous-mode gain variation, with most applications, the VGAs are controlled by various digital circuitries or digital signal processing (DSP) units. Therefore, digitally controlled VGAs (i.e., Programmable Gain Amplifiers) save the need for auxiliary digital-to-analog converters. In this dissertation, design techniques for high performance CMOS-based programmable gain amplifier which features wide dynamic gain range, wide bandwidth, low power consumption, low voltage operation, process/temperature independences, and small chip area are presented. Firstly, a new gain control scheme for wider dynamic gain rage, insensitive to process/temperature variations and a new PGA architecture for power and chip area saving are introduced. Secondly, a new reconfiguration method that consists of two version: all-NMOS transistor and complementary PMOS/NMOS transistor is proposed to further extend the dynamic gain range of single PGA stages while saving chip size and power consumption. The next contribution is a low voltage, low power, high performance PGA using current-reused differential pair. A PGA was designed in 0.18$\mum$ CMOS TSMC to operate under 1.2V to verify the technique. In the forth contribution, a new transconductor that combines an inverter-based differential pair with an adaptive biasing circuit to reduce noise and distortion was analyzed. Based on the inverter-based differential with adaptive biasing (IDPAB) transconductor, a high linearity ...eng
dc.languageeng-
dc.publisher한국과학기술원-
dc.subjectamplifier-
dc.subjectreconfiguration-
dc.subjectdigitally-controlled VGA-
dc.subject가변 이득 앰프-
dc.subject프로그램 가능한 게인 앰프-
dc.subject증폭기-
dc.subject재구성-
dc.subject디지털 제어 VGA-
dc.subjectvariable gain amplifier-
dc.subjectprogrammable gain amplifier-
dc.titleHigh performance programmable gain amplifier designs-
dc.title.alternative고성능 프로그래머블 이득 증폭기 설계-
dc.typeThesis(Ph.D)-
dc.identifier.CNRN455456/325007 -
dc.description.department한국과학기술원 : 정보통신공학과, -
dc.identifier.uid020068056-
dc.contributor.localauthorLee, Sang-Gug-
dc.contributor.localauthor이상국-
Appears in Collection
ICE-Theses_Ph.D.(박사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0