DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Park, Kyu-Ho | - |
dc.contributor.advisor | 박규호 | - |
dc.contributor.author | Kwon, Yong-Se | - |
dc.contributor.author | 권용세 | - |
dc.date.accessioned | 2011-12-14T02:23:44Z | - |
dc.date.available | 2011-12-14T02:23:44Z | - |
dc.date.issued | 1986 | - |
dc.identifier.uri | http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=65191&flag=dissertation | - |
dc.identifier.uri | http://hdl.handle.net/10203/39773 | - |
dc.description | 학위논문(석사) - 한국과학기술원 : 전기 및 전자공학과, 1986.2, [ 1책(면수복잡) ] | - |
dc.description.abstract | As our ability to fabricate complex chips is developed, it is outrunning our ability to design them. As a result, it takes much time to design complex chips. To reduce design time and efforts, many kinds of design assistant tools are under development. We define hardware description language in order to digital hardware. The language is register transfer level language(RTLL). We can describe digital hardwares by means of RTLL. This new language was motivated by the need to efficiently describe invocation of standard-cell. We developed RTLL simulator for simulation of the RTLL description. This paper is on RTLL and RTLL simulator to develop the synthesis method of digital system from register transfer level description. We use the RTLL simulator to check the operation of register level description. | eng |
dc.language | eng | - |
dc.publisher | 한국과학기술원 | - |
dc.title | Register transfer level language(RTLL) simulator for VLSI design | - |
dc.title.alternative | VLSI 설계를 위한 register transfer level language (RTLL) simulator | - |
dc.type | Thesis(Master) | - |
dc.identifier.CNRN | 65191/325007 | - |
dc.description.department | 한국과학기술원 : 전기 및 전자공학과, | - |
dc.identifier.uid | 000841019 | - |
dc.contributor.localauthor | Park, Kyu-Ho | - |
dc.contributor.localauthor | 박규호 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.