DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Cho, Seong-Hwan | - |
dc.contributor.advisor | 조성환 | - |
dc.contributor.author | Lee, Woo-Jae | - |
dc.contributor.author | 이우재 | - |
dc.date.accessioned | 2011-12-14T02:08:04Z | - |
dc.date.available | 2011-12-14T02:08:04Z | - |
dc.date.issued | 2009 | - |
dc.identifier.uri | http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=308842&flag=dissertation | - |
dc.identifier.uri | http://hdl.handle.net/10203/38722 | - |
dc.description | 학위논문(석사) - 한국과학기술원 : 전기및전자공학전공, 2009.2, [ viii, 66 p. ] | - |
dc.description.abstract | This thesis presents several architecture which improve the phase noise performance of frequency synthesizer. To decrease the phase noise of frequency synthesizer which is based on phase locked loop(PLL), reference frequency multiplying technique is used. Three architectures are described to implement the idea. First is to use multi-phase injection locked oscillator(ILO). By using multi-phase ILO, phase errors were compared 8 times within a reference frequency. To use both negative edge and positive edge of the reference signal, reference doubler and differential divider output is proposed. These architectures can reduce the phase noise from both charge pump and $\Delta - \Sigma$ modulator noise at the same time. The simulation results shows that proposed architecture has a good phase noise reduction performance. In addition, direct frequency synthesizer is proposed. This architecture can overcome the disadvantages of direct digital frequency synthesizer(DDFS) by using phase filter and injection locking oscillator. These architectures were implemented in $0.13 \mu m$ CMOS process. | eng |
dc.language | eng | - |
dc.publisher | 한국과학기술원 | - |
dc.subject | reference multiplied | - |
dc.subject | PLL | - |
dc.subject | phase filter | - |
dc.subject | harmonic locking | - |
dc.subject | frequency synthesizer | - |
dc.subject | 기준 주파수 증폭 | - |
dc.subject | 위상고정루프 | - |
dc.subject | 위상 필터 | - |
dc.subject | 조화 고정 | - |
dc.subject | 주파수 합성기 | - |
dc.subject | reference multiplied | - |
dc.subject | PLL | - |
dc.subject | phase filter | - |
dc.subject | harmonic locking | - |
dc.subject | frequency synthesizer | - |
dc.subject | 기준 주파수 증폭 | - |
dc.subject | 위상고정루프 | - |
dc.subject | 위상 필터 | - |
dc.subject | 조화 고정 | - |
dc.subject | 주파수 합성기 | - |
dc.title | Reference multiplied PLL and phase filtered harmonic locking for low noise frequency synthesizer | - |
dc.title.alternative | 저잡음 주파수 합성기를 위한 기준 주파수 증폭된 위상 고정 루프와 위상 필터된 조화 고정 | - |
dc.type | Thesis(Master) | - |
dc.identifier.CNRN | 308842/325007 | - |
dc.description.department | 한국과학기술원 : 전기및전자공학전공, | - |
dc.identifier.uid | 020073408 | - |
dc.contributor.localauthor | Cho, Seong-Hwan | - |
dc.contributor.localauthor | 조성환 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.