DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Shin, Young-Soo | - |
dc.contributor.advisor | 신영수 | - |
dc.contributor.author | Jung, Min-Wook | - |
dc.contributor.author | 정민욱 | - |
dc.date.accessioned | 2011-12-14T01:35:06Z | - |
dc.date.available | 2011-12-14T01:35:06Z | - |
dc.date.issued | 2010 | - |
dc.identifier.uri | http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=419206&flag=dissertation | - |
dc.identifier.uri | http://hdl.handle.net/10203/36613 | - |
dc.description | 학위논문(석사) - 한국과학기술원 : 전기 및 전자공학과, 2010.2, [ vii, 42 p. ] | - |
dc.description.abstract | Time budgeting, which generates timing assertion at block boundaries in hierarchical VLSI designs, determines leakage power consumption of overall design, since the timing assertion from time budgeting step dictates the proportion of $high-V_t$ and $low-V_t$ gates of each block. Active leakage power is much larger (~10X) than standby leakage power, and exponentially depends on temperature. Therefore, it is essential to consider thermal influence on leakage in time budgeting to reduce active leakage power effectively in hierarchical designs. In this thesis, weighted bounded potential slack that takes account of thermal influence on leakage is introduced as a measure of active leakage power, and is experimentally shown to be highly correlated with active leakage power. Thermal-aware time budgeting was formulated as linear programming with objective of weighted bounded potential slack. In experiments with example hierarchical designs implemented in 45-nm commercial technology, we confirmed that thermal-aware time budgeting was able to reduce active leakage power by 16.8% on average compared to conventional time budgeting, when both are followed by the same $dual-V_t$ allocation. | eng |
dc.language | eng | - |
dc.publisher | 한국과학기술원 | - |
dc.subject | Thermal | - |
dc.subject | Time budgeting | - |
dc.subject | Hierarchical design | - |
dc.subject | 계층적 설계 | - |
dc.subject | 온도 | - |
dc.subject | 시간 분배 | - |
dc.title | Thermal-aware time budgeting for hierarchical VLSI designs | - |
dc.title.alternative | 온도를 고려한 계층적 VLSI 설계의 시간 분배 기법 | - |
dc.type | Thesis(Master) | - |
dc.identifier.CNRN | 419206/325007 | - |
dc.description.department | 한국과학기술원 : 전기 및 전자공학과, | - |
dc.identifier.uid | 020083469 | - |
dc.contributor.localauthor | Shin, Young-Soo | - |
dc.contributor.localauthor | 신영수 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.