DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Park, Kyu-Ho | - |
dc.contributor.advisor | 박규호 | - |
dc.contributor.author | Shim, Gyu-Dong | - |
dc.contributor.author | 심규동 | - |
dc.date.accessioned | 2011-12-14 | - |
dc.date.available | 2011-12-14 | - |
dc.date.issued | 2010 | - |
dc.identifier.uri | http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=455424&flag=dissertation | - |
dc.identifier.uri | http://hdl.handle.net/10203/35609 | - |
dc.description | 학위논문(박사) - 한국과학기술원 : 전기 및 전자공학과, 2010.08, [ vii, 80 p. ] | - |
dc.description.abstract | The Flash translation layer (FTL) in solid state disks (SSDs) maps logical addresses to physical addresses for disk drive virtualization. In order to reduce the mapping table size, hybrid FTLs for SSDs are used with block-level mapping for data blocks and page-level mapping for log blocks. Obsolete blocks are reclaimed by garbage collection, which reconstructs data blocks by merging data blocks and log blocks. In this case, because of the large-sized mapping level and low log block utilization, garbage collection overhead becomes the bottleneck on fragmented writes. In order to reduce garbage collection overhead, we propose full-associative striped block-level mapping. In addition, an adaptive merge is proposed to avoid excessive data block reconstructions during garbage collection. Our proposed FTL achieves load-balancing, since it allocates and erases blocks in a round-robin manner. We investigate the performance of the proposed FTL with previous multi-channel hybrid FTLs by a trace driven simulator. Our FTL provides 78% latency improvement over the previous hybrid FTLs in a sample PC trace. The performance improvements stem from 52% reduced garbage collection. We also achieve load-balancing within 0.15% write/erase operation deviation over multiple modules on 20% skewed logical address accesses. | eng |
dc.language | eng | - |
dc.publisher | 한국과학기술원 | - |
dc.subject | garbage collection | - |
dc.subject | solid state disks | - |
dc.subject | NAND flash memory | - |
dc.subject | Flash Translation Layer | - |
dc.subject | striping | - |
dc.subject | 스트라이핑 | - |
dc.subject | 병합 | - |
dc.subject | 솔리드스테이트디스크 | - |
dc.subject | 낸드플래쉬메모리 | - |
dc.subject | 변환계층 | - |
dc.title | Flash translation layer for NAND flash memory based SSDs with configurable mapping and adaptive merge scheme | - |
dc.title.alternative | 플래시기반 SSD를 위한 가변적 사상 방법과 적응적 병합 기법에 관한 연구 | - |
dc.type | Thesis(Ph.D) | - |
dc.identifier.CNRN | 455424/325007 | - |
dc.description.department | 한국과학기술원 : 전기 및 전자공학과, | - |
dc.identifier.uid | 020045143 | - |
dc.contributor.localauthor | Park, Kyu-Ho | - |
dc.contributor.localauthor | 박규호 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.