DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Lee, Kwy-ro | - |
dc.contributor.advisor | 이귀로 | - |
dc.contributor.author | Shin, Sang-ho | - |
dc.contributor.author | 신상호 | - |
dc.date.accessioned | 2011-12-14 | - |
dc.date.available | 2011-12-14 | - |
dc.date.issued | 2007 | - |
dc.identifier.uri | http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=298976&flag=dissertation | - |
dc.identifier.uri | http://hdl.handle.net/10203/35368 | - |
dc.description | 학위논문(박사) - 한국과학기술원 : 전기및전자공학전공, 2007.2, [ xi, 110 p. ] | - |
dc.description.abstract | Two implementation issues for a distributed LR-WPAN device, specified for a 2.4GHz ZigBee application, have been introduced. The first issue is the reduction of frequency settling time of a frequency synthesizer, which dominates the excessive active time duration for TDD switching between Tx-mode and Rx-mode and for the channel switching. In stead of adapting or widening the loop-bandwidth of the synthesizer, a two-point channel control architecture has been proposed to achieve short settling time even with an integer-N synthesizer, which has relatively narrow bandwidth and low active power consumption compared to a fractional-N one. The two-point channel control scheme is composed of main-path and compensation-path controls. While the main-path is the same as that of a conventional PLL, a DAC with tunable gain is used to directly control the linearized VCO for the compensation-path. We have achieved the settling time of near zero sec for the maximum 75MHz frequency jumping from 2.4GHz, which is specified by the standard, with the use of an integer-N architecture with narrow 20kHz loop-bandwidth. In addition, the fast-settling synthesizer has utilized a Vertical-NPN parasitic transistor, which is available in a conventional triple-well CMOS process, for the $1/f$ noise sensitive VCO biasing, and thereby the close-in phase-noise performance can be improved. Compared to the case of MOS transistor biasing, the close-in phase-noise was improved by 5dB with the same active power consumption. For the high frequency divider circuits, a low-voltage modified-TSPC circuit topology with only 2-transistor stacks has been proposed. By adapting the modified-TSPC topology for the high-frequency divider circuits, under lowered supply voltage of 1.2V, the power consumption was significantly reduced. When the phase-noise at 1MHz offset from 2.4GHz output frequency is -116.6 dBc/Hz, the total power consumption of the fast-settling synthesizer using 0.18$\\mu$m CMOS technology i... | eng |
dc.language | eng | - |
dc.publisher | 한국과학기술원 | - |
dc.subject | Low-power | - |
dc.subject | energy efficiency | - |
dc.subject | frequency synthesizer | - |
dc.subject | frequency offset | - |
dc.subject | Time-to-Digital Converter (TDC) | - |
dc.subject | ZigBee | - |
dc.subject | 저전력 | - |
dc.subject | 에너지 효율 | - |
dc.subject | 주파수 합성기 | - |
dc.subject | 주파수 오프셋 | - |
dc.subject | TDC | - |
dc.subject | ZigBee | - |
dc.subject | Low-power | - |
dc.subject | energy efficiency | - |
dc.subject | frequency synthesizer | - |
dc.subject | frequency offset | - |
dc.subject | Time-to-Digital Converter (TDC) | - |
dc.subject | ZigBee | - |
dc.subject | 저전력 | - |
dc.subject | 에너지 효율 | - |
dc.subject | 주파수 합성기 | - |
dc.subject | 주파수 오프셋 | - |
dc.subject | TDC | - |
dc.subject | ZigBee | - |
dc.title | Energy-efficient CMOS frequency synthesizer architecture for low-power narrow-band wireless communication systems | - |
dc.title.alternative | 저전력 협대역 무선통신 시스템을 위한 고에너지 효율의 CMOS 주파수 합성기 구조 | - |
dc.type | Thesis(Ph.D) | - |
dc.identifier.CNRN | 298976/325007 | - |
dc.description.department | 한국과학기술원 : 전기및전자공학전공, | - |
dc.identifier.uid | 020025158 | - |
dc.contributor.localauthor | Lee, Kwy-ro | - |
dc.contributor.localauthor | 이귀로 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.