Federated learning algorithm for predicting error bit of NAND flash threshold voltage distribution낸드 플래시 산포의 에러 비트 추정을 위한 연합학습 알고리즘

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 3
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisor이시현-
dc.contributor.authorJang, WonJun-
dc.contributor.author장원준-
dc.date.accessioned2024-07-25T19:31:13Z-
dc.date.available2024-07-25T19:31:13Z-
dc.date.issued2023-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=1045901&flag=dissertationen_US
dc.identifier.urihttp://hdl.handle.net/10203/320671-
dc.description학위논문(석사) - 한국과학기술원 : 전기및전자공학부, 2023.8,[iv, 23 p. :]-
dc.description.abstractThe threshold voltage distribution (TVD) data of NAND flash affects the reliability and lifetime prediction of data. However, the TVD data varies depending on the user’s characteristics or usage frequency, and this changes the distribution of error bits. In this paper, we propose a federated learning algorithm to solve this problem. The federated learning algorithm trains the server model by aggregating the models learned by users without collecting their data. This method is advantageous for communication efficiency and privacy protection. The proposed algorithm makes the server model mimic the error bit estimation of user models. To do this, it calculates the reliability of each user model and generates pseudo error bits by weighted averaging the estimates of reliable user models. This way, the server model can cope with various user data distributions and improve the performance of error bit estimation. The experimental results show that the proposed algorithm performs more accurate and stable error bit estimation than existing algorithms.-
dc.languageeng-
dc.publisher한국과학기술원-
dc.subject산포▼a에러 비트 추정▼a연합학습▼a신뢰도▼a의사 에러 비트-
dc.subjectThreshold voltage distribution▼aError bit prediction▼aFederated learning▼aReliability▼aPseudo error bits-
dc.titleFederated learning algorithm for predicting error bit of NAND flash threshold voltage distribution-
dc.title.alternative낸드 플래시 산포의 에러 비트 추정을 위한 연합학습 알고리즘-
dc.typeThesis(Master)-
dc.identifier.CNRN325007-
dc.description.department한국과학기술원 :전기및전자공학부,-
dc.contributor.alternativeauthorLee, Si-Hyeon-
Appears in Collection
EE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0