DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kang, Kyounghun | ko |
dc.contributor.author | Jung, Wanyeong | ko |
dc.date.accessioned | 2023-12-01T02:01:27Z | - |
dc.date.available | 2023-12-01T02:01:27Z | - |
dc.date.created | 2023-12-01 | - |
dc.date.created | 2023-12-01 | - |
dc.date.issued | 2023-04 | - |
dc.identifier.citation | IDEC Journal of Integrated Circuits and Systems, v.9, no.2, pp.32 - 36 | - |
dc.identifier.uri | http://hdl.handle.net/10203/315542 | - |
dc.description.abstract | Flip-Flop (FF) is the basic block of sequential digital circuits, which has a significant impact on the speed, power, and stability of digital systems. Reducing the power consumption of FFs is an attractive solution for attaining good energy efficiency of digital systems. However, the conventional TGFF (Transmission-gate flip-flop) consumes excessive dynamic power at clock inverters even though the data transition does not occur. To eliminate redundant clock transitions, some techniques are applied. This paper analyzes and compares recently published low-power FFs in 65 nm CMOS. | - |
dc.language | English | - |
dc.publisher | 한국과학기술원 반도체설계교육센터 | - |
dc.title | An Evaluation and Comparison of State-of-the-Art Flip-Flops for Low-Power Applications | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.citation.volume | 9 | - |
dc.citation.issue | 2 | - |
dc.citation.beginningpage | 32 | - |
dc.citation.endingpage | 36 | - |
dc.citation.publicationname | IDEC Journal of Integrated Circuits and Systems | - |
dc.identifier.doi | 10.23075/jicas.2023.9.2.006 | - |
dc.identifier.kciid | ART002944344 | - |
dc.contributor.localauthor | Jung, Wanyeong | - |
dc.description.isOpenAccess | N | - |
dc.subject.keywordAuthor | Activity ratio | - |
dc.subject.keywordAuthor | Flip-Flop(FF) | - |
dc.subject.keywordAuthor | Low power | - |
dc.subject.keywordAuthor | Redundant transition free | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.