Recently, for the memory signaling channel, the data rate is getting increased up to 4.8 Gbps which can occur signal integrity issues such as insertion loss, far-end crosstalk, and time-domain reflectometer (TDR) mismatching. Thus, the tabbed routing pattern is introduced by Intel. In this paper, the tabbed routing modeling is introduced for design optimization of tabbed routing.