Mitigating IR-Drop with Design Technology Co-Optimization for Sub-Nanometer Node Technology

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 72
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorLee, Dohyeonko
dc.contributor.authorHwang, Heecheolko
dc.contributor.authorOh, Hyunteckko
dc.contributor.authorBan, Yongchan Jamesko
dc.date.accessioned2023-09-07T08:00:33Z-
dc.date.available2023-09-07T08:00:33Z-
dc.date.created2023-09-07-
dc.date.issued2021-10-06-
dc.identifier.citation2021 18th International SoC Design Conference (ISOCC), pp.163 - 164-
dc.identifier.issn2163-9612-
dc.identifier.urihttp://hdl.handle.net/10203/312317-
dc.description.abstractIn this paper, we have proposed various approaches for reducing IR (Voltage)-drop with the best trade-off between the PPA (performance, power, area) and the IR tolerance for sub-nanometer node designs and technologies. The proposed approaches include the optimization of power distribute network (PDN), clock-cell placement, and cell placement in logic paths.-
dc.languageEnglish-
dc.publisherIEEE-
dc.titleMitigating IR-Drop with Design Technology Co-Optimization for Sub-Nanometer Node Technology-
dc.typeConference-
dc.identifier.wosid000861550500073-
dc.identifier.scopusid2-s2.0-85123342023-
dc.type.rimsCONF-
dc.citation.beginningpage163-
dc.citation.endingpage164-
dc.citation.publicationname2021 18th International SoC Design Conference (ISOCC)-
dc.identifier.conferencecountryKO-
dc.identifier.conferencelocationJeju Island-
dc.identifier.doi10.1109/isocc53507.2021.9614021-
dc.contributor.localauthorLee, Dohyeon-
dc.contributor.nonIdAuthorHwang, Heecheol-
dc.contributor.nonIdAuthorOh, Hyunteck-
dc.contributor.nonIdAuthorBan, Yongchan James-
Appears in Collection
RIMS Conference Papers
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0