DC Field | Value | Language |
---|---|---|
dc.contributor.author | Huh, Yeunhee | ko |
dc.contributor.author | Shin, Se-Un | ko |
dc.contributor.author | Hong, Sung-Wan | ko |
dc.contributor.author | Woo, Young-Jin | ko |
dc.contributor.author | Ju, Yong-Min | ko |
dc.contributor.author | Choi, Sung-Won | ko |
dc.contributor.author | Cho, Gyu-Hyeong | ko |
dc.date.accessioned | 2023-08-08T08:03:48Z | - |
dc.date.available | 2023-08-08T08:03:48Z | - |
dc.date.created | 2023-07-07 | - |
dc.date.created | 2023-07-07 | - |
dc.date.issued | 2018-06 | - |
dc.identifier.citation | 32nd IEEE Symposium on VLSI Circuits, VLSI Circuits 2018, pp.225 - 226 | - |
dc.identifier.uri | http://hdl.handle.net/10203/311251 | - |
dc.description.abstract | A dual-path step-down converter (DPNC) is presented for achieving high power efficiency in mobile PMICs. The proposed DPNC supplies a load current (ILOAD) via two parallel paths using a hybrid structure with one inductor and one flying capacitor, solving an intrinsic problem of conventional buck converter topology (CBT) which is a significant power loss from a large DCR of inductor (RDCR). Therefore, DPNC not only achieves a high efficiency, but also reduces a heating problem. Additionally, DPNC can shrink a volume of PMIC set with a low manufacturing cost, by alleviating a RDCR specification of inductor. Although a 250mΩ of large-Dcr inductor was used, this paper achieved a 96.2% of peak-efficiency, and the total loss from parasitic resistance of external components was reduced to up to 30% compared to CBT. Furthermore, DPNC achieved much higher efficiency not only in a wide ILOAD range, but also in a wide VOUT/VIN range. | - |
dc.language | English | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | A Hybrid Dual-Path Step-Down Converter with 96.2% Peak Efficiency Using a 250m μ Large-DCR Inductor | - |
dc.type | Conference | - |
dc.identifier.wosid | 000853983300089 | - |
dc.identifier.scopusid | 2-s2.0-85056826198 | - |
dc.type.rims | CONF | - |
dc.citation.beginningpage | 225 | - |
dc.citation.endingpage | 226 | - |
dc.citation.publicationname | 32nd IEEE Symposium on VLSI Circuits, VLSI Circuits 2018 | - |
dc.identifier.conferencecountry | US | - |
dc.identifier.conferencelocation | Honolulu | - |
dc.identifier.doi | 10.1109/VLSIC.2018.8502284 | - |
dc.contributor.localauthor | Cho, Gyu-Hyeong | - |
dc.contributor.nonIdAuthor | Hong, Sung-Wan | - |
dc.contributor.nonIdAuthor | Woo, Young-Jin | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.