Design and analysis of signal and power integrity for multi-layer scramble PCB connecting different types of packages다중 패키지타입의 모바일 디램을 위한 스크램블회로기판의 신호 무결성과 전력 무결성 분석 및 설계에 대한 연구

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 296
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorKim, Joungho-
dc.contributor.advisor김정호-
dc.contributor.authorKim, Taewon-
dc.date.accessioned2023-06-26T19:33:43Z-
dc.date.available2023-06-26T19:33:43Z-
dc.date.issued2023-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=1032853&flag=dissertationen_US
dc.identifier.urihttp://hdl.handle.net/10203/309846-
dc.description학위논문(석사) - 한국과학기술원 : 전기및전자공학부, 2023.2,[v, 36 p. :]-
dc.description.abstractIn order to evaluate dozens of types of multi-package types of mobile DRAM, a scramble circuit board that connects the package types between the DRAM and the processor is required. To improve the signal integrity and power integrity of the scrambled circuit board, it can be solved by changing the material, but it is not a sensible answer in terms of cost. Therefore, in this thesis, we will investigate how to improve the signal integrity and power integrity of the scrambled circuit board, propose and verify the combination method of the signal and power layer applied with the improvement plan.-
dc.languageeng-
dc.publisher한국과학기술원-
dc.subjectSignal integrity▼apower integrity▼ascramble PCB▼amulti-package type-
dc.subject신호 무결성▼a전력 무결성▼a스크램블회로기판▼a다중 패키지타입-
dc.titleDesign and analysis of signal and power integrity for multi-layer scramble PCB connecting different types of packages-
dc.title.alternative다중 패키지타입의 모바일 디램을 위한 스크램블회로기판의 신호 무결성과 전력 무결성 분석 및 설계에 대한 연구-
dc.typeThesis(Master)-
dc.identifier.CNRN325007-
dc.description.department한국과학기술원 :전기및전자공학부,-
dc.contributor.alternativeauthor김태원-
Appears in Collection
EE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0