Deep Reinforcement Learning-based Pin Assignment Optimization of BGA Packages considering Signal Integrity with Graph Representation

Cited 2 time in webofscience Cited 0 time in scopus
  • Hit : 60
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorPark, Joonsangko
dc.contributor.authorKim, Jounghoko
dc.contributor.authorKim, SeongGukko
dc.contributor.authorSon, Keeyoungko
dc.contributor.authorShin, TaeInko
dc.contributor.authorPark, Hyunwookko
dc.contributor.authorChoi, Seongukko
dc.contributor.authorKim, Haeyeonko
dc.contributor.authorKim, Keunwooko
dc.date.accessioned2023-02-02T07:02:10Z-
dc.date.available2023-02-02T07:02:10Z-
dc.date.created2023-01-25-
dc.date.issued2021-10-17-
dc.identifier.citation30th IEEE Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS 2021-
dc.identifier.issn2165-4107-
dc.identifier.urihttp://hdl.handle.net/10203/304971-
dc.description.abstractIn this paper, we propose a novel deep reinforcement learning (DRL)-based pin assignment method by representing ball grid array (BGA) packages on graphs to minimize signal integrity issues. The proposed method represents the pin arrangement of BGAs in graphs to formulate the pin assignment task to a variant of the maximum independent set (MIS). Then, a state-of-the-art DRL-based MIS solver was introduced to solve our task. Unlike previous methods of BGA optimization, the proposed graph representation of pins makes it possible to assign pins of any shape. Moreover, the significant scaling performance enables us to handle BGA with high pin count. We verify that the proposed DRL-based method with graph representation is effective by comparing it with conventional meta-heuristic methods including genetic algorithm (GA).-
dc.languageEnglish-
dc.publisherIEEE-
dc.titleDeep Reinforcement Learning-based Pin Assignment Optimization of BGA Packages considering Signal Integrity with Graph Representation-
dc.typeConference-
dc.identifier.wosid000758515900014-
dc.identifier.scopusid2-s2.0-85123161969-
dc.type.rimsCONF-
dc.citation.publicationname30th IEEE Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS 2021-
dc.identifier.conferencecountryUS-
dc.identifier.conferencelocationAustin-
dc.identifier.doi10.1109/EPEPS51341.2021.9609139-
dc.contributor.localauthorKim, Joungho-
Appears in Collection
EE-Conference Papers(학술회의논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 2 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0