Reconfigurable regular expression matching architecture for real-time pattern update and payload inspection

Cited 1 time in webofscience Cited 0 time in scopus
  • Hit : 148
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorNam, Jaehyunko
dc.contributor.authorNa, Seung Hoko
dc.contributor.authorShin, Seungwonko
dc.contributor.authorPark, Taejuneko
dc.date.accessioned2022-12-22T03:01:19Z-
dc.date.available2022-12-22T03:01:19Z-
dc.date.created2022-12-21-
dc.date.created2022-12-21-
dc.date.created2022-12-21-
dc.date.issued2022-12-
dc.identifier.citationJOURNAL OF NETWORK AND COMPUTER APPLICATIONS, v.208-
dc.identifier.issn1084-8045-
dc.identifier.urihttp://hdl.handle.net/10203/303484-
dc.description.abstractRegular expression (regex) matching is an integral part of deep packet inspection (DPI), but its efficiency becomes a question due to low performance. For regex matching (REM) acceleration, FPGA-based solutions have emerged to maximize parallelism by processing multiple regex patterns concurrently. However, even though they significantly accelerate the performance, they have a critical problem that they do not support dynamic regex pattern updates in run time, which is the key functionality along with frequently altered signatures to cover newly identified vulnerabilities. Hence, we present Reinhardt, a new reconfigurable hardware architecture for REM. Reinhardt introduces new FPGA blocks, called reconfigurable cells, that form regex patterns in hardware, enabling real-time regex pattern update and match in run time while providing high performance. With the prototype of Reinhardt on NetFPGA-SUME, our evaluation shows that Reinhardt updates hundreds of regex patterns within a second and performs REM at up to 10 Gbps throughput (max. hardware bandwidth) with the constant latency. Our case studies also show that Reinhardt can operate in multiple modes (e.g., as a standalone NIDS/NIPS or as the REM accelerator for them). © 2022 Elsevier Ltd-
dc.languageEnglish-
dc.publisherACADEMIC PRESS LTD- ELSEVIER SCIENCE LTD-
dc.titleReconfigurable regular expression matching architecture for real-time pattern update and payload inspection-
dc.typeArticle-
dc.identifier.wosid001015137100001-
dc.identifier.scopusid2-s2.0-85139845705-
dc.type.rimsART-
dc.citation.volume208-
dc.citation.publicationnameJOURNAL OF NETWORK AND COMPUTER APPLICATIONS-
dc.identifier.doi10.1016/j.jnca.2022.103507-
dc.contributor.localauthorShin, Seungwon-
dc.contributor.nonIdAuthorNam, Jaehyun-
dc.contributor.nonIdAuthorPark, Taejune-
dc.description.isOpenAccessN-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorDeep packet inspection (DPI)-
dc.subject.keywordAuthorFPGA hardware-
dc.subject.keywordAuthorPattern matching-
dc.subject.keywordAuthorReal-time pattern update-
dc.subject.keywordAuthorRegular expression (regex)-
dc.subject.keywordPlusHIGH-PERFORMANCE-
dc.subject.keywordPlusENGINE-
dc.subject.keywordPlusSPACE-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 1 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0