DC Field | Value | Language |
---|---|---|
dc.contributor.author | Nam, Jaehyun | ko |
dc.contributor.author | Na, Seung Ho | ko |
dc.contributor.author | Shin, Seungwon | ko |
dc.contributor.author | Park, Taejune | ko |
dc.date.accessioned | 2022-12-22T03:01:19Z | - |
dc.date.available | 2022-12-22T03:01:19Z | - |
dc.date.created | 2022-12-21 | - |
dc.date.created | 2022-12-21 | - |
dc.date.created | 2022-12-21 | - |
dc.date.issued | 2022-12 | - |
dc.identifier.citation | JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, v.208 | - |
dc.identifier.issn | 1084-8045 | - |
dc.identifier.uri | http://hdl.handle.net/10203/303484 | - |
dc.description.abstract | Regular expression (regex) matching is an integral part of deep packet inspection (DPI), but its efficiency becomes a question due to low performance. For regex matching (REM) acceleration, FPGA-based solutions have emerged to maximize parallelism by processing multiple regex patterns concurrently. However, even though they significantly accelerate the performance, they have a critical problem that they do not support dynamic regex pattern updates in run time, which is the key functionality along with frequently altered signatures to cover newly identified vulnerabilities. Hence, we present Reinhardt, a new reconfigurable hardware architecture for REM. Reinhardt introduces new FPGA blocks, called reconfigurable cells, that form regex patterns in hardware, enabling real-time regex pattern update and match in run time while providing high performance. With the prototype of Reinhardt on NetFPGA-SUME, our evaluation shows that Reinhardt updates hundreds of regex patterns within a second and performs REM at up to 10 Gbps throughput (max. hardware bandwidth) with the constant latency. Our case studies also show that Reinhardt can operate in multiple modes (e.g., as a standalone NIDS/NIPS or as the REM accelerator for them). © 2022 Elsevier Ltd | - |
dc.language | English | - |
dc.publisher | ACADEMIC PRESS LTD- ELSEVIER SCIENCE LTD | - |
dc.title | Reconfigurable regular expression matching architecture for real-time pattern update and payload inspection | - |
dc.type | Article | - |
dc.identifier.wosid | 001015137100001 | - |
dc.identifier.scopusid | 2-s2.0-85139845705 | - |
dc.type.rims | ART | - |
dc.citation.volume | 208 | - |
dc.citation.publicationname | JOURNAL OF NETWORK AND COMPUTER APPLICATIONS | - |
dc.identifier.doi | 10.1016/j.jnca.2022.103507 | - |
dc.contributor.localauthor | Shin, Seungwon | - |
dc.contributor.nonIdAuthor | Nam, Jaehyun | - |
dc.contributor.nonIdAuthor | Park, Taejune | - |
dc.description.isOpenAccess | N | - |
dc.type.journalArticle | Article | - |
dc.subject.keywordAuthor | Deep packet inspection (DPI) | - |
dc.subject.keywordAuthor | FPGA hardware | - |
dc.subject.keywordAuthor | Pattern matching | - |
dc.subject.keywordAuthor | Real-time pattern update | - |
dc.subject.keywordAuthor | Regular expression (regex) | - |
dc.subject.keywordPlus | HIGH-PERFORMANCE | - |
dc.subject.keywordPlus | ENGINE | - |
dc.subject.keywordPlus | SPACE | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.