An offset charge compensating biphasic neuro-stimulation for faradaic DC-current reduction

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 75
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorCho, Donghyeokko
dc.contributor.authorKoo, Nahmilko
dc.contributor.authorJang, Taekwangko
dc.contributor.authorCho, SeongHwanko
dc.date.accessioned2021-11-05T06:42:24Z-
dc.date.available2021-11-05T06:42:24Z-
dc.date.created2021-10-26-
dc.date.created2021-10-26-
dc.date.created2021-10-26-
dc.date.issued2021-05-
dc.identifier.citationIEEE International Symposium on Circuits and Systems (IEEE ISCAS)-
dc.identifier.issn0271-4310-
dc.identifier.urihttp://hdl.handle.net/10203/288892-
dc.description.abstractIn this paper, we analyze faradaic DC current (FC) generated by inherent offset charge (IOC) and charge mismatch. Under frequent shorting, the analysis shows that mismatch-induced DC current is small compared to IOC-induced DC current. To reduce the FC, we propose a biphasic pulse scheme which compensates the IOC. Simulation results show the proposed pulse scheme reduces the FC by about 58 times compared to a conventional biphasic pulse.-
dc.languageEnglish-
dc.publisherInstitute of Electrical and Electronics Engineers Inc.-
dc.titleAn offset charge compensating biphasic neuro-stimulation for faradaic DC-current reduction-
dc.typeConference-
dc.identifier.wosid000706507900244-
dc.identifier.scopusid2-s2.0-85108994548-
dc.type.rimsCONF-
dc.citation.publicationnameIEEE International Symposium on Circuits and Systems (IEEE ISCAS)-
dc.identifier.conferencecountryKO-
dc.identifier.conferencelocationDaegu-
dc.identifier.doi10.1109/ISCAS51556.2021.9401722-
dc.contributor.localauthorCho, SeongHwan-
dc.contributor.nonIdAuthorJang, Taekwang-
Appears in Collection
EE-Conference Papers(학술회의논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0