Integrated airgap insertion and layer reassignment for circuit timing optimization회로 타이밍 최적화를 위한 통합 에어갭 삽입 및 레이어 재할당

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 144
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorShin, Youngsoo-
dc.contributor.advisor신영수-
dc.contributor.authorJung, Younggwang-
dc.date.accessioned2021-05-13T19:34:13Z-
dc.date.available2021-05-13T19:34:13Z-
dc.date.issued2020-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=911401&flag=dissertationen_US
dc.identifier.urihttp://hdl.handle.net/10203/284771-
dc.description학위논문(석사) - 한국과학기술원 : 전기및전자공학부, 2020.2,[iv, 33 p. :]-
dc.description.abstractAirgap is an intentional void formed in inter-metal dielectric (IMD). It brings about reduced coupling capacitance, and so can be used to improve circuit timing. Airgap can be utilized in a limited number of metal layers due to its high process cost. For given airgap layers, two problems should be addressed to insert airgap: relocate some metal segments in non-airgap layers into airgap layers (called layer reassignment) and determine the amount of airgap for each metal segment in airgap layers (airgap insertion). Two problems are solved together in this dissertation with a goal of maximizing setup total negative slack (TNS) while assuring no hold violations. It is formulated as mixed integer quadratically constrained programming (MIQCP)-
dc.description.abstractheuristic algorithm is proposed for practical application and its performance against MIQCP is experimentally assessed using small test circuits. Experiments demonstrate that TNS and WNS are improved by 41% and 10%, respectively, while simple minded approach achieves 13% and 5% less improvements compared to the proposed method.-
dc.languageeng-
dc.publisher한국과학기술원-
dc.subjectTiming optimization▼aairgap inter-metal dielectric▼aairgap layer▼aairgap insertion▼alayer reassignment-
dc.subject타이밍 최적화▼a에어갭 유전체▼a에어갭 레이어▼a에어갭 삽입▼a레이어 재할당-
dc.titleIntegrated airgap insertion and layer reassignment for circuit timing optimization-
dc.title.alternative회로 타이밍 최적화를 위한 통합 에어갭 삽입 및 레이어 재할당-
dc.typeThesis(Master)-
dc.identifier.CNRN325007-
dc.description.department한국과학기술원 :전기및전자공학부,-
dc.contributor.alternativeauthor정영광-
Appears in Collection
EE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0