DC Field | Value | Language |
---|---|---|
dc.contributor.author | Khan, Asim | ko |
dc.contributor.author | Khan, Muhammad Umar Karim | ko |
dc.contributor.author | Bilal, Muhammad | ko |
dc.contributor.author | Kyung, Chong-Min | ko |
dc.date.accessioned | 2020-12-16T01:10:18Z | - |
dc.date.available | 2020-12-16T01:10:18Z | - |
dc.date.created | 2020-12-11 | - |
dc.date.issued | 2015-10-06 | - |
dc.identifier.citation | 23rd IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2015, pp.142 - 148 | - |
dc.identifier.uri | http://hdl.handle.net/10203/278534 | - |
dc.description.abstract | Pedestrian detection has lately attracted considerable interest from researchers due to many practical applications. However, the low accuracy and high complexity of pedestrian detection has still not enabled its use in successful commercial applications. In this paper, we present insights into the complexity-accuracy relationship of pedestrian detection. We consider the Histogram of Oriented Gradients (HOG) scheme with linear Support Vector Machine (LinSVM) as a benchmark. We describe parallel implementations of various blocks of the pedestrian detection system which are designed for full-HD (1920×1080) resolution. Features are improved by optimal selection of cell size and histogram bins which have been shown to significantly affect the accuracy and complexity of pedestrian detection. It is seen that with a careful choice of these parameters a frame rate of 39.2 fps is achieved with a negligible loss in accuracy which is 16.3x and 3.8x higher than state of the art GPU and FPGA implementations respectively. Moreover 97.14% and 10.2% reduction in energy consumption is observed to process one frame. Finally, features are further enhanced by removing petty gradients in histograms which result in loss of accuracy. This increases the frame rate to 42.7 fps (18x and 4.1x higher) and lowers the energy consumption by 97.34% and 16.4% while improving the accuracy by 2% as compared to state of the art GPU and FPGA implementations respectively. | - |
dc.language | English | - |
dc.publisher | IEEE Computer Society | - |
dc.title | Hardware architecture and optimization of sliding window based pedestrian detection on FPGA for high resolution images by varying local features | - |
dc.type | Conference | - |
dc.identifier.wosid | 000382398500026 | - |
dc.identifier.scopusid | 2-s2.0-84960098403 | - |
dc.type.rims | CONF | - |
dc.citation.beginningpage | 142 | - |
dc.citation.endingpage | 148 | - |
dc.citation.publicationname | 23rd IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2015 | - |
dc.identifier.conferencecountry | KO | - |
dc.identifier.conferencelocation | Daejeon | - |
dc.identifier.doi | 10.1109/VLSI-SoC.2015.7314406 | - |
dc.contributor.localauthor | Khan, Asim | - |
dc.contributor.nonIdAuthor | Khan, Muhammad Umar Karim | - |
dc.contributor.nonIdAuthor | Bilal, Muhammad | - |
dc.contributor.nonIdAuthor | Kyung, Chong-Min | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.