Shrinkage ratio of PDMS and its alignment method for the wafer level process

Cited 118 time in webofscience Cited 0 time in scopus
  • Hit : 819
  • Download : 171
DC FieldValueLanguage
dc.contributor.authorLee, Seok Wooko
dc.contributor.authorLee, Seung Seobko
dc.date.accessioned2008-01-14T08:50:34Z-
dc.date.available2008-01-14T08:50:34Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2008-02-
dc.identifier.citationMICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, v.14, no.2, pp.205 - 208-
dc.identifier.issn0946-7076-
dc.identifier.urihttp://hdl.handle.net/10203/2741-
dc.description.abstractIn the research area known as Lab-on-a-Chip, poly-dimethylsiloane (PDMS) is a popular material whose fabrication method is the replication of patterns by curing on a mold. Shrinkage of PDMS occurs when it is cured; this is a problem related to the alignment between the PDMS layer and the rigid substrate during the wafer-level processing. In this paper, the 2D shrinkage ratio of PDMS is measured experimentally for various curing conditions including the temperature, thickness, and mixing ratio of the curing agent and dilutant. In order to measure this, scale marks were patterned onto a 4 in. wafer and replicated onto a PDMS substrate. When the patterned Si wafer and PDMS substrate were aligned, the difference of each scale mark was observed. A cross-shaped groove was patterned with a scale mark as a align key for the easy alignment of substrates. For a general recipe, the measured shrinkage ratios of PDMS were 1.06, 1.52 and 1.94% for curing temperature of 65, 80 and 100 degrees C, respectively. Considering the shrinkage ratio of PDMS, the design offset applied in a photomask is 1.07, 1.54 and 1.98% for curing temperature of 65, 80 and 100 degrees C, respectively.-
dc.languageEnglish-
dc.language.isoen_USen
dc.publisherSPRINGER-
dc.subjectMICROFLUIDIC SYSTEMS-
dc.subjectPOLY(DIMETHYLSILOXANE)-
dc.subjectMICROMIXER-
dc.titleShrinkage ratio of PDMS and its alignment method for the wafer level process-
dc.typeArticle-
dc.identifier.wosid000249972100009-
dc.identifier.scopusid2-s2.0-35148865098-
dc.type.rimsART-
dc.citation.volume14-
dc.citation.issue2-
dc.citation.beginningpage205-
dc.citation.endingpage208-
dc.citation.publicationnameMICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS-
dc.identifier.doi10.1007/s00542-007-0417-y-
dc.embargo.liftdate9999-12-31-
dc.embargo.terms9999-12-31-
dc.contributor.localauthorLee, Seung Seob-
dc.contributor.nonIdAuthorLee, Seok Woo-
dc.type.journalArticleArticle-
dc.subject.keywordPlusMICROFLUIDIC SYSTEMS-
dc.subject.keywordPlusPOLY(DIMETHYLSILOXANE)-
dc.subject.keywordPlusMICROMIXER-
Appears in Collection
ME-Journal Papers(저널논문)
Files in This Item
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 118 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0