DC Field | Value | Language |
---|---|---|
dc.contributor.author | Hong, Seokin | ko |
dc.contributor.author | Kim, Soontae | ko |
dc.date.accessioned | 2019-04-15T22:52:37Z | - |
dc.date.available | 2019-04-15T22:52:37Z | - |
dc.date.created | 2013-11-11 | - |
dc.date.created | 2013-11-11 | - |
dc.date.created | 2013-11-11 | - |
dc.date.issued | 2013-03-19 | - |
dc.identifier.citation | 2013 Design Automation and Test in Europe Conference(DATE), pp.65 - 70 | - |
dc.identifier.issn | 1530-1591 | - |
dc.identifier.uri | http://hdl.handle.net/10203/258917 | - |
dc.description.abstract | Ever scaling process technology increases variations in transistors. The process variations cause large fluctuations in the access times of SRAM cells. Caches made of those SRAM cells cannot be accessed within the target clock cycle time, which reduces yield of processors. To combat these access time failures in caches, many schemes have been proposed, which are, however, limited in their coverage and do not scale well at high failure rates. We propose a new L1 cache architecture (AVICA) employing asymmetric pipelining and pseudo multi-banking. Asymmetric pipelining eliminates all access time failures in L1 caches. Pseudo multi-banking minimizes the performance impact of asymmetric pipelining. For further performance improvement, architectural techniques are proposed. Our experimental results show that our proposed L1 cache architecture incurs less than 1% performance hit compared to the conventional cache architecture with no access time failure. Our proposed architecture is not sensitive to access time failure rates and has low overheads compared to the previously proposed competitive schemes. | - |
dc.language | English | - |
dc.publisher | European Design and Automation Association (EDAA) | - |
dc.title | AVICA: An Access-time Variation Insensitive L1 Cache Architecture | - |
dc.type | Conference | - |
dc.identifier.wosid | 000415129400015 | - |
dc.identifier.scopusid | 2-s2.0-84885675544 | - |
dc.type.rims | CONF | - |
dc.citation.beginningpage | 65 | - |
dc.citation.endingpage | 70 | - |
dc.citation.publicationname | 2013 Design Automation and Test in Europe Conference(DATE) | - |
dc.identifier.conferencecountry | FR | - |
dc.identifier.conferencelocation | Grenoble | - |
dc.identifier.doi | 10.7873/DATE.2013.028 | - |
dc.embargo.liftdate | 9999-12-31 | - |
dc.embargo.terms | 9999-12-31 | - |
dc.contributor.localauthor | Kim, Soontae | - |
dc.contributor.nonIdAuthor | Hong, Seokin | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.