DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jung, EG | ko |
dc.contributor.author | Lee, JG | ko |
dc.contributor.author | Kwak, SH | ko |
dc.contributor.author | Jhang, KS | ko |
dc.contributor.author | Lee, JA | ko |
dc.contributor.author | Har, Dongsoo | ko |
dc.date.accessioned | 2019-04-15T16:31:43Z | - |
dc.date.available | 2019-04-15T16:31:43Z | - |
dc.date.created | 2013-05-08 | - |
dc.date.issued | 2005-12 | - |
dc.identifier.citation | IEICE TRANSACTIONS ON ELECTRONICS, v.E88C, no.12, pp.2395 - 2399 | - |
dc.identifier.issn | 0916-8524 | - |
dc.identifier.uri | http://hdl.handle.net/10203/255877 | - |
dc.description.abstract | A multiple-issue on-chip bus of a layered architecture in a Globally Asynchronous Locally Synchronous (GALS) design style, supporting in-order/out-of-order completion, is proposed in this letter. The throughput of the proposed on-chip bus is increased by 31.3% and 34.3%, while power consumption overhead is only 6.76% and 3.98%, respectively, as compared to an asynchronous single-issue on-chip bus. | - |
dc.language | English | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.title | Asynchronous multiple-issue on-chip bus with in-order/out-of-order completion | - |
dc.type | Article | - |
dc.identifier.wosid | 000234280500036 | - |
dc.identifier.scopusid | 2-s2.0-29144505361 | - |
dc.type.rims | ART | - |
dc.citation.volume | E88C | - |
dc.citation.issue | 12 | - |
dc.citation.beginningpage | 2395 | - |
dc.citation.endingpage | 2399 | - |
dc.citation.publicationname | IEICE TRANSACTIONS ON ELECTRONICS | - |
dc.identifier.doi | 10.1093/ietele/e88-c.12.2395 | - |
dc.contributor.localauthor | Har, Dongsoo | - |
dc.contributor.nonIdAuthor | Jung, EG | - |
dc.contributor.nonIdAuthor | Lee, JG | - |
dc.contributor.nonIdAuthor | Kwak, SH | - |
dc.contributor.nonIdAuthor | Jhang, KS | - |
dc.contributor.nonIdAuthor | Lee, JA | - |
dc.type.journalArticle | Article | - |
dc.subject.keywordAuthor | GALS | - |
dc.subject.keywordAuthor | asynchronous on-chip bus | - |
dc.subject.keywordAuthor | distributed control | - |
dc.subject.keywordAuthor | multiple-issue | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.