A Hybrid PLL Using Low-Power GRO-TDC for Reduced In-Band Phase Noise

Cited 1 time in webofscience Cited 0 time in scopus
  • Hit : 139
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorKim, Donginko
dc.contributor.authorCho, Seonghwanko
dc.date.accessioned2019-03-19T01:04:27Z-
dc.date.available2019-03-19T01:04:27Z-
dc.date.created2019-02-25-
dc.date.issued2019-02-
dc.identifier.citationIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.66, no.2, pp.232 - 236-
dc.identifier.issn1549-7747-
dc.identifier.urihttp://hdl.handle.net/10203/251485-
dc.description.abstractIn this brief, we propose a hybrid phase locked loop (PLL) which employs a coarse resolution gated ring oscillator time-to-digital converter in the digital integral (I) path and a switched RC circuit in the analog proportional (P) path, which provide lower in-band noise than a bang-bang phase detector-based hybrid PLL (BB-HPLL). We also present noise analysis of the proposed PLL which shows that in-band noise can he further reduced by increasing the integral path gain, which is contrary to conventional design of BB-HPLLs where I path gain is minimized A prototype chip fabricated in the 65-nm CMOS achieves 13-dB improvement of in-band phase noise compared to a conventional hybrid PLL and 2.08 ps(rms) jitter at 4.8 GHz, while consuming 2.22 mW from a 1.0-V supply.-
dc.languageEnglish-
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC-
dc.titleA Hybrid PLL Using Low-Power GRO-TDC for Reduced In-Band Phase Noise-
dc.typeArticle-
dc.identifier.wosid000458017900016-
dc.identifier.scopusid2-s2.0-85048685566-
dc.type.rimsART-
dc.citation.volume66-
dc.citation.issue2-
dc.citation.beginningpage232-
dc.citation.endingpage236-
dc.citation.publicationnameIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS-
dc.identifier.doi10.1109/TCSII.2018.2848218-
dc.contributor.localauthorCho, Seonghwan-
dc.description.isOpenAccessN-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorPhase-locked loop (PLL)-
dc.subject.keywordAuthorhybrid PLL (HPLL)-
dc.subject.keywordAuthorgated-ring oscillator (GRO)-
dc.subject.keywordAuthortime-to-digital converter (TDC)-
dc.subject.keywordAuthorbang-bang phase detector (BBPD)-
dc.subject.keywordPlusTO-DIGITAL CONVERTER-
dc.subject.keywordPlusFREQUENCY-SYNTHESIZER-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 1 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0