III-V/Ge MOS device technologies for low power integrated systems

Cited 45 time in webofscience Cited 43 time in scopus
  • Hit : 152
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorTakagi, S.ko
dc.contributor.authorNoguchi, M.ko
dc.contributor.authorKim, M.ko
dc.contributor.authorKim, S. -H.ko
dc.contributor.authorChang, C. -Y.ko
dc.contributor.authorYokoyama, M.ko
dc.contributor.authorNishi, K.ko
dc.contributor.authorZhang, R.ko
dc.contributor.authorKe, M.ko
dc.contributor.authorTakenaka, M.ko
dc.date.accessioned2019-02-20T04:58:00Z-
dc.date.available2019-02-20T04:58:00Z-
dc.date.created2019-02-07-
dc.date.issued2016-11-
dc.identifier.citationSOLID-STATE ELECTRONICS, v.125, pp.82 - 102-
dc.identifier.issn0038-1101-
dc.identifier.urihttp://hdl.handle.net/10203/250269-
dc.description.abstractCMOS utilizing high mobility III-V/Ge channels on Si substrates is expected to be one of the promising devices for high performance and low power integrated systems in the future technology nodes, because of the enhanced carrier transport properties. In addition, Tunneling-FETs (TFETs) using Ge/III-V materials are regarded as one of the most important steep slope devices for the ultra-low power applications. In this paper, we address the device and process technologies of Ge/III-V MOSFETs and TFETs on the Si CMOS platform. The channel formation, source/drain (S/D) formation and gate stack engineering are introduced for satisfying the device requirements. The plasma post oxidation to form GeOx interfacial layers is a key gate stack technology for Ge CMOS. Also, direct wafer bonding of ultrathin body quantum well III-V-OI channels, combined with Tri-gate structures, realizes high performance III-V n-MOSFETs on Si. We also demonstrate planar-type InGaAs and Ge/strained SOI TFETs. The defect-less p(+)-n source junction formation with steep impurity profiles is a key for high performance TFET operation. (C) 2016 Elsevier Ltd. All rights reserved.-
dc.languageEnglish-
dc.publisherPERGAMON-ELSEVIER SCIENCE LTD-
dc.titleIII-V/Ge MOS device technologies for low power integrated systems-
dc.typeArticle-
dc.identifier.wosid000386231700009-
dc.identifier.scopusid2-s2.0-84979499894-
dc.type.rimsART-
dc.citation.volume125-
dc.citation.beginningpage82-
dc.citation.endingpage102-
dc.citation.publicationnameSOLID-STATE ELECTRONICS-
dc.identifier.doi10.1016/j.sse.2016.07.002-
dc.contributor.nonIdAuthorTakagi, S.-
dc.contributor.nonIdAuthorNoguchi, M.-
dc.contributor.nonIdAuthorKim, M.-
dc.contributor.nonIdAuthorChang, C. -Y.-
dc.contributor.nonIdAuthorYokoyama, M.-
dc.contributor.nonIdAuthorNishi, K.-
dc.contributor.nonIdAuthorZhang, R.-
dc.contributor.nonIdAuthorKe, M.-
dc.contributor.nonIdAuthorTakenaka, M.-
dc.description.isOpenAccessN-
dc.type.journalArticleArticle-
Appears in Collection
RIMS Journal Papers
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 45 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0